[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <167354578784.3644325.17415348273046160452.b4-ty@arm.com>
Date: Thu, 12 Jan 2023 17:49:50 +0000
From: Catalin Marinas <catalin.marinas@....com>
To: Will Deacon <will@...nel.org>, Mark Brown <broonie@...nel.org>
Cc: Marc Zyngier <maz@...nel.org>,
Suzuki K Poulose <suzuki.poulose@....com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] arm64/cpufeature: Remove 4 bit assumption in ARM64_FEATURE_MASK()
On Tue, 27 Dec 2022 13:00:39 +0000, Mark Brown wrote:
> The ARM64_FEATURE_MASK(), used extensively by KVM, assumes that all ID
> register fields are 4 bits wide but this is not the case any more, for
> example there are several 1 bit fields in ID_AA64SMFR0_EL1. Fortunately
> we now have generated constants for all the ID mask registers which can
> be used instead. Rather than create churn from updating existing users
> update the macro to reference the generated constants and replace the
> comment with a note advising against adding new users.
>
> [...]
Applied to arm64 (for-next/sysreg), thanks!
[1/1] arm64/cpufeature: Remove 4 bit assumption in ARM64_FEATURE_MASK()
https://git.kernel.org/arm64/c/e978eaca4bee
--
Catalin
Powered by blists - more mailing lists