[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y8XIri8/C1ITvDVu@zn.tnic>
Date: Mon, 16 Jan 2023 22:59:41 +0100
From: Borislav Petkov <bp@...en8.de>
To: Jan Dąbroś <jsd@...ihalf.com>,
"Limonciello, Mario" <mario.limonciello@....com>
Cc: Hans de Goede <hdegoede@...hat.com>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
linux-kernel@...r.kernel.org, linux-i2c@...r.kernel.org,
jarkko.nikula@...ux.intel.com, wsa@...nel.org,
rrangel@...omium.org, upstream@...ihalf.com,
Muralidhara M K <muralimk@....com>,
Naveen Krishna Chatradhi <nchatrad@....com>,
Yazen Ghannam <yazen.ghannam@....com>
Subject: Re: [PATCH -next 1/2] i2c: designware: Switch from using MMIO access
to SMN access
On Mon, Jan 16, 2023 at 11:19:00AM +0100, Jan Dąbroś wrote:
> It's not enough for running init_amd_nbs() to have only
> pci_arch_init() done. We need the pci bus to be created and registered
> with all devices found on the bus.
And when is that done and ready? pci_scan_bus()?
Lemme see if I understand the ordering correctly:
1. PCI needs to be initialized and all devices on the bus registered
2. AMD NB needs to run and enumerate the NBs so that the SMN access which you
need, can work.
3. acpi_scan_init()
4. i2c-designware-platdrv registration
Close?
Now, Mario, remind me again, pls, why can't they use the MSR to get the PSP MMIO
base. It has changed but why?
Maybe we should talk offlist first.
Thx.
--
Regards/Gruss,
Boris.
https://people.kernel.org/tglx/notes-about-netiquette
Powered by blists - more mailing lists