linux-kernel - Re: [PATCH v12 00/13] x86/resctrl: Support for AMD QoS new features

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <6e3ddaa0-f221-3f90-1f86-07d1879fd222@amd.com>
Date:   Wed, 18 Jan 2023 10:36:05 -0600
From:   "Moger, Babu" <babu.moger@....com>
To:     Reinette Chatre <reinette.chatre@...el.com>, corbet@....net,
        tglx@...utronix.de, mingo@...hat.com, bp@...en8.de
Cc:     fenghua.yu@...el.com, dave.hansen@...ux.intel.com, x86@...nel.org,
        hpa@...or.com, paulmck@...nel.org, akpm@...ux-foundation.org,
        quic_neeraju@...cinc.com, rdunlap@...radead.org,
        damien.lemoal@...nsource.wdc.com, songmuchun@...edance.com,
        peterz@...radead.org, jpoimboe@...nel.org, pbonzini@...hat.com,
        chang.seok.bae@...el.com, pawan.kumar.gupta@...ux.intel.com,
        jmattson@...gle.com, daniel.sneddon@...ux.intel.com,
        sandipan.das@....com, tony.luck@...el.com, james.morse@....com,
        linux-doc@...r.kernel.org, linux-kernel@...r.kernel.org,
        bagasdotme@...il.com, eranian@...gle.com,
        christophe.leroy@...roup.eu, jarkko@...nel.org,
        adrian.hunter@...el.com, quic_jiles@...cinc.com,
        peternewman@...gle.com
Subject: Re: [PATCH v12 00/13] x86/resctrl: Support for AMD QoS new features


On 1/17/23 16:16, Reinette Chatre wrote:
> Hi Babu,
>
> On 1/13/2023 7:20 AM, Babu Moger wrote:
>> New AMD processors can now support following QoS features.
>>
>> 1. Slow Memory Bandwidth Allocation (SMBA)
>>    With this feature, the QOS enforcement policies can be applied
>>    to the external slow memory connected to the host. QOS enforcement
>>    is accomplished by assigning a Class Of Service (COS) to a processor
>>    and specifying allocations or limits for that COS for each resource
>>    to be allocated.
>>
>>    Currently, CXL.memory is the only supported "slow" memory device. With
>>    the support of SMBA feature the hardware enables bandwidth allocation
>>    on the slow memory devices.
>>
>> 2. Bandwidth Monitoring Event Configuration (BMEC)
>>    The bandwidth monitoring events mbm_total_event and mbm_local_event 
>>    are set to count all the total and local reads/writes respectively.
>>    With the introduction of slow memory, the two counters are not enough
>>    to count all the different types are memory events. With the feature
>>    BMEC, the users have the option to configure mbm_total_event and
>>    mbm_local_event to count the specific type of events.
>>
>>    Following are the bitmaps of events supported.
>>    Bits    Description
>>      6       Dirty Victims from the QOS domain to all types of memory
>>      5       Reads to slow memory in the non-local NUMA domain
>>      4       Reads to slow memory in the local NUMA domain
>>      3       Non-temporal writes to non-local NUMA domain
>>      2       Non-temporal writes to local NUMA domain
>>      1       Reads to memory in the non-local NUMA domain
>>      0       Reads to memory in the local NUMA domain
>>
>> This series adds support for these features. Also added a minor cleanup(PATCH 1).
>>
>> Feature description is available in the specification, "AMD64 Technology Platform Quality of Service Extensions, Revision: 1.03 Publication # 56375
>> Revision: 1.03 Issue Date: February 2022".
>>
>> Link: https://bugzilla.kernel.org/show_bug.cgi?id=206537
>> Link: https://www.amd.com/en/support/tech-docs/amd64-technology-platform-quality-service-extensions
> This series looks good to me. I added my "Reviewed-by" tag to patch 13/13. All
> the other patches in this series already have my "Reviewed-by" tag.

Thank you very much.
Babu Moger