lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f993b252-ab7b-c67c-a440-9de6b290dbeb@gpxsee.org>
Date:   Wed, 18 Jan 2023 17:39:52 +0100
From:   Martin Tůma <tumic@...see.org>
To:     Lars-Peter Clausen <lars@...afoo.de>,
        Vinod Koul <vkoul@...nel.org>, Lizhi Hou <lizhi.hou@....com>
Cc:     dmaengine@...r.kernel.org, linux-kernel@...r.kernel.org,
        max.zhen@....com, sonal.santan@....com, larry.liu@....com,
        brian.xu@....com
Subject: Re: [RESEND PATCH V11 XDMA 2/2] dmaengine: xilinx: xdma: Add user
 logic interrupt support

On 18. 01. 23 16:33, Lars-Peter Clausen wrote:
> On 1/18/23 07:28, Martin Tůma wrote:
>>>> +++ b/include/linux/dma/amd_xdma.h
>>>> @@ -0,0 +1,16 @@
>>>> +/* SPDX-License-Identifier: GPL-2.0-or-later */
>>>> +/*
>>>> + * Copyright (C) 2022, Advanced Micro Devices, Inc.
>>>> + */
>>>> +
>>>> +#ifndef _DMAENGINE_AMD_XDMA_H
>>>> +#define _DMAENGINE_AMD_XDMA_H
>>>> +
>>>> +#include <linux/interrupt.h>
>>>> +#include <linux/platform_device.h>
>>>> +
>>>> +int xdma_enable_user_irq(struct platform_device *pdev, u32 irq_num);
>>>> +void xdma_disable_user_irq(struct platform_device *pdev, u32 irq_num);
>>>> +int xdma_get_user_irq(struct platform_device *pdev, u32 
>>>> user_irq_index);
>>>
>>> who is the user of these APIs? It is not clear to me how this is to be
>>> used...
>>>
>>
>> The APIs are used by the PCIe card devices/drivers that use XDMA. 
>> Without them the "user IRQs" provided by the XDMA HW can not be used 
>> by the PCIe card drivers. If you look at the XDMA HW overview:
>> https://docs.xilinx.com/r/en-US/pg195-pcie-dma/Overview?tocId=O_EMX26J5IsdubL4i3XJ_w
>> those APIs control the "IRQ module" block.
>>
>> For a linux driver using them see the mgb4 v4l2 driver:
>> https://patchwork.kernel.org/project/linux-media/patch/20230113172636.2590-2-tumic@gpxsee.org/ 
> 
> 
> Rather than custom functions this should probably be integrated with the 
> generic IRQ framework registering a IRQ chip that provides IRQs that can 
> be requested by the consumer.
> 

I'm not sure if this makes sense. Those IRQs are "special" as they 
control the user logic (there are additional IRQs in XDMA used by the 
DMA engine itself). Only the "user IRQs" have this control logic but all 
the IRQs are available as standard MSI/MSI-X IRQs in the kernel. There 
is also the problem with the IRQ numbering as the XDMA HW can be 
configured with a variable number of total IRQs and "user IRQ #X" can be 
a different MSI/MSI-X IRQ depending on the number of configured DMA 
channels. This API ensures that you get the correct user logic "wire" 
independent of the XDMA configuration you have.

Finally, I'm not sure how hard or even if possible it is to integrate 
the special handling of some MSI/MSI-X IRQs into the generic IRQ 
framework as the "IRQ chip" will be some generic PCIe IRQ chip 
(depending on the mainboard). But maybe that's not a problem.

M.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ