[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20230119170633.40944-1-alexander.shishkin@linux.intel.com>
Date: Thu, 19 Jan 2023 19:06:31 +0200
From: Alexander Shishkin <alexander.shishkin@...ux.intel.com>
To: Bjorn Helgaas <bhelgaas@...gle.com>,
Thomas Gleixner <tglx@...utronix.de>, linux-pci@...r.kernel.org
Cc: linux-kernel@...r.kernel.org, Marc Zyngier <maz@...nel.org>,
darwi@...utronix.de, elena.reshetova@...el.com,
kirill.shutemov@...ux.intel.com,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>
Subject: [PATCH 0/2] PCI/MSI: Hardening fixes
Hi,
Here are 2 hardening fixes around MSIX table size/offset handling,
aiming to prevent a malicious device or VMM from triggering bugs by
supplying bogus values.
Alexander Shishkin (2):
PCI/MSI: Cache the MSIX table size
PCI/MSI: Validate device supplied MSI table offset and size
drivers/pci/msi/api.c | 7 ++++++-
drivers/pci/msi/msi.c | 12 +++++++++---
include/linux/pci.h | 1 +
3 files changed, 16 insertions(+), 4 deletions(-)
--
2.39.0
Powered by blists - more mailing lists