[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y9OpFg1guvR1cByY@google.com>
Date: Fri, 27 Jan 2023 10:36:06 +0000
From: Lee Jones <lee@...nel.org>
To: Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
Cc: linux-fpga@...r.kernel.org, Xu Yilun <yilun.xu@...el.com>,
Wu Hao <hao.wu@...el.com>, Tom Rix <trix@...hat.com>,
Moritz Fischer <mdf@...nel.org>,
Matthew Gerlach <matthew.gerlach@...ux.intel.com>,
Russ Weight <russell.h.weight@...el.com>,
Tianfei zhang <tianfei.zhang@...el.com>,
Mark Brown <broonie@...nel.org>,
Marco Pagani <marpagan@...hat.com>,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v6 05/11] mfd: intel-m10-bmc: Support multiple CSR
register layouts
On Mon, 16 Jan 2023, Ilpo Järvinen wrote:
> There are different addresses for the MAX10 CSR registers. Introducing
> a new data structure m10bmc_csr_map for the register definition of
> MAX10 CSR.
>
> Provide the csr_map for SPI.
>
> Co-developed-by: Tianfei zhang <tianfei.zhang@...el.com>
> Signed-off-by: Tianfei zhang <tianfei.zhang@...el.com>
> Reviewed-by: Russ Weight <russell.h.weight@...el.com>
> Reviewed-by: Xu Yilun <yilun.xu@...el.com>
> Acked-for-MFD-by: Lee Jones <lee@...nel.org>
> Signed-off-by: Ilpo Järvinen <ilpo.jarvinen@...ux.intel.com>
> ---
> drivers/fpga/intel-m10-bmc-sec-update.c | 73 +++++++++++++++++--------
> drivers/mfd/intel-m10-bmc-core.c | 10 ++--
> drivers/mfd/intel-m10-bmc-spi.c | 23 ++++++++
> include/linux/mfd/intel-m10-bmc.h | 38 +++++++++++--
> 4 files changed, 111 insertions(+), 33 deletions(-)
Applied, thanks
--
Lee Jones [李琼斯]
Powered by blists - more mailing lists