linux-kernel - Re: [PATCH v2] PCI: mt7621: Sleep a bit after power on the PCIs phy ports

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <167541647472.1154578.14891717976450626734.b4-ty@kernel.org>
Date:   Fri,  3 Feb 2023 10:29:45 +0100
From:   Lorenzo Pieralisi <lpieralisi@...nel.org>
To:     linux-pci@...r.kernel.org,
        Sergio Paracuellos <sergio.paracuellos@...il.com>
Cc:     Lorenzo Pieralisi <lpieralisi@...nel.org>, bhelgaas@...gle.com,
        kw@...ux.com, linux-kernel@...r.kernel.org, robh@...nel.org,
        matthias.bgg@...il.com
Subject: Re: [PATCH v2] PCI: mt7621: Sleep a bit after power on the PCIs phy ports

On Sat, 31 Dec 2022 08:40:41 +0100, Sergio Paracuellos wrote:
> Some devices like ZBT WE1326 and ZBT WF3526-P and some Netgear models need
> to sleep a bit after call to mt7621_pcie_init_port() driver function to get
> into reliable boots for both warm and hard resets. The needed time for these
> devices to always detect the ports seems to be from 75 to 100 milliseconds.
> There is no datasheet or something similar to really understand why this
> extra time is needed in these devices but not in most of the boards which
> use mt7621 SoC. This issue has been reported by openWRT community and the
> complete discussion is in [0]. The selected time of 100 milliseconds has
> been also tested in these devices ending up in an always working platform.
> Hence, properly add the extra 100 milliseconds msleep() function call to make
> also these devices work.
> 
> [...]

Applied to pci/controller/mt7621, thanks!

[1/1] PCI: mt7621: Sleep a bit after power on the PCIs phy ports
      https://git.kernel.org/pci/pci/c/0cb2a8f3456f

Thanks,
Lorenzo