[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9fc73f31-71c7-f69c-ace1-2ddc9967ef36@quicinc.com>
Date: Wed, 15 Feb 2023 08:48:01 +0530
From: Devi Priya <quic_devipriy@...cinc.com>
To: Stephen Boyd <sboyd@...nel.org>, <agross@...nel.org>,
<andersson@...nel.org>, <bhelgaas@...gle.com>,
<devicetree@...r.kernel.org>, <kishon@...nel.org>,
<konrad.dybcio@...aro.org>, <krzysztof.kozlowski+dt@...aro.org>,
<kw@...ux.com>, <linux-arm-msm@...r.kernel.org>,
<linux-clk@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-pci@...r.kernel.org>, <linux-phy@...ts.infradead.org>,
<lpieralisi@...nel.org>, <mani@...nel.org>,
<mturquette@...libre.com>, <p.zabel@...gutronix.de>,
<robh@...nel.org>, <svarbanov@...sol.com>, <vkoul@...nel.org>
CC: <quic_srichara@...cinc.com>, <quic_gokulsri@...cinc.com>,
<quic_sjaganat@...cinc.com>, <quic_kathirav@...cinc.com>,
<quic_arajkuma@...cinc.com>, <quic_anusha@...cinc.com>
Subject: Re: [PATCH 5/7] dt-bindings: clock: Add PCIe pipe clock definitions
Thanks for taking time to review the patch!
On 2/15/2023 8:00 AM, Stephen Boyd wrote:
> Quoting Devi Priya (2023-02-14 08:41:33)
>> Add PCIe clock definitions for IPQ9574 SoC
>>
>> Co-developed-by: Anusha Rao <quic_anusha@...cinc.com>
>> Signed-off-by: Anusha Rao <quic_anusha@...cinc.com>
>> Signed-off-by: Devi Priya <quic_devipriy@...cinc.com>
>> ---
>> include/dt-bindings/clock/qcom,ipq9574-gcc.h | 276 ++++++++++---------
>> 1 file changed, 140 insertions(+), 136 deletions(-)
>>
>> diff --git a/include/dt-bindings/clock/qcom,ipq9574-gcc.h b/include/dt-bindings/clock/qcom,ipq9574-gcc.h
>> index feedfdd5e00a..c89e96d568c6 100644
>> --- a/include/dt-bindings/clock/qcom,ipq9574-gcc.h
>> +++ b/include/dt-bindings/clock/qcom,ipq9574-gcc.h
>> @@ -74,140 +74,144 @@
>> #define GCC_PCIE3_AXI_S_BRIDGE_CLK 65
>> #define GCC_PCIE3_AXI_S_CLK 66
>> #define PCIE0_PIPE_CLK_SRC 67
>> -#define PCIE1_PIPE_CLK_SRC 68
>
> Just add the new define at the end. This number and define is ABI
> forever and shouldn't change.
Sure, will update
>
>> -#define PCIE2_PIPE_CLK_SRC 69
>> -#define PCIE3_PIPE_CLK_SRC 70
Best Regards,
Devi Priya
Powered by blists - more mailing lists