lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Y+zYIyaWt1tQcUt7@sirena.org.uk>
Date:   Wed, 15 Feb 2023 13:03:31 +0000
From:   Mark Brown <broonie@...nel.org>
To:     cy_huang@...htek.com
Cc:     robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
        lgirdwood@...il.com, u0084500@...il.com,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: regulator: Add bindings for Richtek
 RT5739

On Wed, Feb 15, 2023 at 10:00:56AM +0800, cy_huang@...htek.com wrote:

> +  richtek,vsel-active-high:
> +    description: |
> +      If property is present, use the 'VSEL1' register group for buck control.
> +      Else, use the 'VSEL0' register group. This depends on external hardware
> +      'VSEL' pin connecton.
> +    type: boolean

I would expect this to be GPIO controlled rather than fixed in
the design, at least for some systems?  The name suggests it's
supposed to control the polarity of a GPIO too.  Sadly we don't
really have good infrastructure for fixed GPIOs AFAIK...  ideally
this would be a GPIO and then if we need to hold it high then
there would be some binding we could connect to the GPIO that
says that.  We don't have that though so for now a fixed property
might be OK.

Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ