[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <167736537001.623134.2161286183992135167.b4-ty@bootlin.com>
Date: Sat, 25 Feb 2023 23:49:47 +0100
From: Alexandre Belloni <alexandre.belloni@...tlin.com>
To: Jack Chen <zenghuchen@...gle.com>
Cc: linux-i3c@...ts.infradead.org, linux-kernel@...r.kernel.org,
Jesus Sanchez-Palencia <jesussanp@...gle.com>,
Mark Slevinsky <markslevinsky@...gle.com>
Subject: Re: [PATCH v3] i3c: update dw-i3c-master i3c_clk_cfg function
On Thu, 16 Feb 2023 10:10:57 -0500, Jack Chen wrote:
> Bus-speed could be default(12.5MHz) or defined by users in dts.
> Dw-i3c-master should not hard-code the initial speed to be
> I3C_BUS_TYP_I3C_SCL_RATE (12.5MHz)
> And because of Synopsys's I3C controller limit (hcnt/lcnt register
> length) and core-clk provided, there is a limit to bus speed, too.
> For example, when core-clk is 250 MHz, the bus speed cannot be
> lowered below 1MHz.
>
> [...]
Applied, thanks!
[1/1] i3c: update dw-i3c-master i3c_clk_cfg function
commit: 07eac9c306a0efd73a43804b50c88c67696a3c74
Best regards,
--
Alexandre Belloni, co-owner and COO, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
Powered by blists - more mailing lists