[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZAZ3JZQ4Tuz5vyH1@surfacebook>
Date: Tue, 7 Mar 2023 01:28:37 +0200
From: andy.shevchenko@...il.com
To: Linus Walleij <linus.walleij@...aro.org>
Cc: Chester Lin <clin@...e.com>, Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Andreas Färber <afaerber@...e.de>,
s32@....com, linux-gpio@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
Larisa Grigore <larisa.grigore@....com>,
Ghennadi Procopciuc <Ghennadi.Procopciuc@....nxp.com>,
Andrei Stefanescu <andrei.stefanescu@....com>,
Radu Pirea <radu-nicolae.pirea@....com>,
Matthias Brugger <mbrugger@...e.com>
Subject: Re: [PATCH v5 0/3] Add pinctrl support for S32 SoC family
Mon, Mar 06, 2023 at 02:28:56PM +0100, Linus Walleij kirjoitti:
> On Mon, Feb 20, 2023 at 3:33 AM Chester Lin <clin@...e.com> wrote:
>
> > Here I want to introduce a new patch series, which aims to support IOMUX
> > functions provided by SIUL2 [System Integration Unit Lite2] on S32 SoCs,
> > such as S32G2. This series is originally from NXP's implementation on
> > nxp-auto-linux repo[1] and it will be required by upstream kernel for
> > supporting a variety of devices on S32 SoCs which need to config PINMUXs,
> > such as PHYs and MAC controllers.
> >
> > Thanks,
> > Chester
> >
> > Changes in v5:
> > - dt-bindings: No change
> > - driver:
> > - Refactor register r/w access based on REGMAP_MMIO and regmap APIs.
> > - Tag PM functions with '__maybe_unused'.
> > - Add mask check while parsing pin ID from a pinmux value.
> > - Simplify s32_pinconf_mscr_* functions.
>
> This looks really good any no more comments arrived, so patches are applied
> for v6.4!
>
> Thanks for your work on this so far Chester! (I suppose there will be
> maintenance
> for this family going forward.)
Can you unpull this?
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists