lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZAdqHwqik9kP5ELs@thinkstation.cmpxchg8b.net>
Date:   Tue, 7 Mar 2023 08:45:19 -0800
From:   Tavis Ormandy <taviso@...il.com>
To:     Borislav Petkov <bp@...en8.de>
Cc:     Andrew Cooper <andrew.cooper3@...rix.com>,
        Alexander Monakov <amonakov@...ras.ru>,
        linux-kernel@...r.kernel.org, x86@...nel.org
Subject: Re: x86: AMD Zen2 ymm registers rolling back

On Wed, Mar 01, 2023 at 09:54:14AM +0100, Borislav Petkov wrote:
> On Wed, Mar 01, 2023 at 12:23:01AM +0000, Andrew Cooper wrote:
> > So we need a table for all Zen2 parts of ucode revisions below which we
> > force hide XSAVES as the erratum workaround.
> 
> Working on it - stay tuned.
> 

FYI, I heard from someone offlist that they can reproduce with the
latest microcode available on this cpu:

cpu family  : 23
model       : 17
model name  : AMD Ryzen 3 2200G with Radeon Vega Graphics
stepping    : 0
microcode   : 0x8101016

It seems likely many zen1 systems are affected without any microcode
patch, which seems not great to me.

I guess it would be nice if AMD could provide a list of devices they're
not going to provide a patch for...

Tavis.

-- 
 _o)            $ lynx lock.cmpxchg8b.com
 /\\  _o)  _o)  $ finger taviso@....org
_\_V _( ) _( )  @taviso

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ