[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZAkENY2DWTqIr86m@linaro.org>
Date: Wed, 8 Mar 2023 23:55:01 +0200
From: Abel Vesa <abel.vesa@...aro.org>
To: Eric Biggers <ebiggers@...nel.org>
Cc: Ulf Hansson <ulf.hansson@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Andy Gross <agross@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konrad.dybcio@...aro.org>,
Manivannan Sadhasivam <mani@...nel.org>,
Alim Akhtar <alim.akhtar@...sung.com>,
Avri Altman <avri.altman@....com>,
Bart Van Assche <bvanassche@....org>,
Adrian Hunter <adrian.hunter@...el.com>,
"James E . J . Bottomley" <jejb@...ux.ibm.com>,
"Martin K . Petersen" <martin.petersen@...cle.com>,
linux-mmc@...r.kernel.org, devicetree@...r.kernel.org,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>,
linux-arm-msm@...r.kernel.org, linux-scsi@...r.kernel.org
Subject: Re: [RFC PATCH v2 0/7] Add dedicated Qcom ICE driver
On 23-03-08 12:03:17, Eric Biggers wrote:
> Hi Abel,
>
> On Wed, Mar 08, 2023 at 05:58:31PM +0200, Abel Vesa wrote:
> > As both SDCC and UFS drivers use the ICE with duplicated implementation,
> > while none of the currently supported platforms make use concomitantly
> > of the same ICE IP block instance, the new SM8550 allows both UFS and
> > SDCC to do so. In order to support such scenario, there is a need for
> > a unified implementation and a devicetree node to be shared between
> > both types of storage devices. So lets drop the duplicate implementation
> > of the ICE from both SDCC and UFS and make it a dedicated (soc) driver.
> > Also, switch all UFS and SDCC devicetree nodes to use the new ICE
> > approach.
> >
> > See each individual patch for changelogs.
> >
> > The v1 is here:
> > https://lore.kernel.org/all/20230214120253.1098426-1-abel.vesa@linaro.org/
> >
> > Abel Vesa (7):
> > dt-bindings: soc: qcom: Add schema for Inline Crypto Engine
> > dt-bindings: ufs: qcom: Add ICE phandle and drop core clock
> > dt-bindings: mmc: sdhci-msm: Add ICE phandle and drop core clock
> > soc: qcom: Make the Qualcomm UFS/SDCC ICE a dedicated driver
> > scsi: ufs: ufs-qcom: Switch to the new ICE API
> > mmc: sdhci-msm: Switch to the new ICE API
> > arm64: dts: qcom: Add the Inline Crypto Engine nodes
>
> Does this address all the comments on v1? I had also asked some questions on
> v1. It would be helpful if you would respond.
Sorry about not doing that earlier. Did that now.
>
> - Eric
Powered by blists - more mailing lists