[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <SJ1PR11MB60836A58BB3131EE480A4ACDFCB99@SJ1PR11MB6083.namprd11.prod.outlook.com>
Date: Mon, 13 Mar 2023 18:14:12 +0000
From: "Luck, Tony" <tony.luck@...el.com>
To: "Zhuo, Qiuxu" <qiuxu.zhuo@...el.com>
CC: Borislav Petkov <bp@...en8.de>, Aristeu Rozanski <aris@...hat.com>,
"Mauro Carvalho Chehab" <mchehab@...nel.org>,
"Xu, Feng F" <feng.f.xu@...el.com>,
"linux-edac@...r.kernel.org" <linux-edac@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v2 1/1] EDAC/skx: Fix overflows on the DRAM row address
mapping arrays
> For a 32G rank, the most significant DRAM row address bit (the
> bit17) is mapped from the bit34 of the rank address. Add this new
> mapping item to both arrays to fix the overflow issue.
Applied to edac-drivers branch of the RAS tree.
Thanks
-Tony
Powered by blists - more mailing lists