[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <167892332566.4030021.1142374899502045448.b4-ty@kernel.org>
Date: Wed, 15 Mar 2023 16:35:24 -0700
From: Bjorn Andersson <andersson@...nel.org>
To: agross@...nel.org, Visweswara Tanuku <quic_vtanuku@...cinc.com>,
konrad.dybcio@...aro.org, gregkh@...uxfoundation.org
Cc: quic_vnivarth@...cinc.com, linux-arm-msm@...r.kernel.org,
quic_eberman@...cinc.com, quic_msavaliy@...cinc.com,
linux-kernel@...r.kernel.org, quic_satyap@...cinc.com
Subject: Re: [PATCH] soc: qcom: geni-se: Update Tx and Rx fifo depth based on QUP HW version
On Tue, 14 Feb 2023 21:05:28 -0800, Visweswara Tanuku wrote:
> From QUP HW Version 3.10 and above the Tx and Rx
> fifo depth bits are increased to 23:16 bits from
> 21:16 bits in SE_HW_PARAM registers accomodating
> 256bytes of fifo depth.
>
> Updated geni_se_get_tx_fifo_depth and
> geni_se_get_rx_fifo_depth to retrieve right fifo
> depth based on QUP HW version.
>
> [...]
Applied, thanks!
[1/1] soc: qcom: geni-se: Update Tx and Rx fifo depth based on QUP HW version
commit: fe8aa1ba078366ba23fc676efab57183b12a3a81
Best regards,
--
Bjorn Andersson <andersson@...nel.org>
Powered by blists - more mailing lists