[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20230317172042.117201-1-tony.luck@intel.com>
Date: Fri, 17 Mar 2023 10:20:37 -0700
From: Tony Luck <tony.luck@...el.com>
To: Yazen Ghannam <yazen.ghannam@....com>
Cc: Borislav Petkov <bp@...en8.de>,
Smita.KoralahalliChannabasappa@....com,
dave.hansen@...ux.intel.com, hpa@...or.com,
linux-edac@...r.kernel.org, linux-kernel@...r.kernel.org,
x86@...nel.org, patches@...ts.linux.dev,
Tony Luck <tony.luck@...el.com>
Subject: [PATCH v3 0/5] Handle corrected machine check interrupt storms
This is the same as v2 (posted June 2022) rebased to v6.1-rc4. I meant to post
when I did that, but apparently got distracted.
Pathces 1-4 still apply cleanly to upstream but there's a trivial fixup
needed to arch/x86/kernel/cpu/mce/internal.h to make patch 5 apply
to v6.3-rc2.
Smita Koralahalli (3):
x86/mce: Introduce mce_handle_storm() to deal with begin/end of storms
x86/mce: Move storm handling to core.
x86/mce: Handle AMD threshold interrupt storms
Tony Luck (2):
x86/mce: Remove old CMCI storm mitigation code
x86/mce: Add per-bank CMCI storm mitigation
arch/x86/kernel/cpu/mce/internal.h | 33 ++++--
arch/x86/kernel/cpu/mce/amd.c | 49 ++++++++
arch/x86/kernel/cpu/mce/core.c | 139 +++++++++++++++++-----
arch/x86/kernel/cpu/mce/intel.c | 179 +++++++----------------------
4 files changed, 230 insertions(+), 170 deletions(-)
base-commit: f0c4d9fc9cc9462659728d168387191387e903cc
--
2.39.2
Powered by blists - more mailing lists