lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <d6be3f68-b61d-c830-5d0d-631fb05bb00e@linux.intel.com>
Date:   Fri, 17 Mar 2023 17:18:52 +0200
From:   Mathias Nyman <mathias.nyman@...ux.intel.com>
To:     Marc Zyngier <maz@...nel.org>,
        D Scott Phillips <scott@...amperecomputing.com>
Cc:     linux-usb@...r.kernel.org, Mathias Nyman <mathias.nyman@...el.com>,
        Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH RESEND] xhci: also avoid the XHCI_ZERO_64B_REGS quirk with
 a passthrough iommu

On 16.3.2023 11.11, Marc Zyngier wrote:
> On Wed, 15 Mar 2023 18:14:40 +0000,
> D Scott Phillips <scott@...amperecomputing.com> wrote:
>>
>> Previously the quirk was skipped when no iommu was present. The same
>> rationale for skipping the quirk also applies in the iommu.passthrough=1
>> case.
>>
>> Skip applying the XHCI_ZERO_64B_REGS quirk if the device's iommu domain is
>> passthrough.
>>
>> Fixes: 12de0a35c996 ("xhci: Add quirk to zero 64bit registers on Renesas PCIe controllers")
>> Signed-off-by: D Scott Phillips <scott@...amperecomputing.com>
> 
> Acked-by: Marc Zyngier <maz@...nel.org>
> 
> 	M.

Thanks, adding to queue

-Mathias
  

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ