[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230320055746.2070049-1-joychakr@google.com>
Date: Mon, 20 Mar 2023 05:57:46 +0000
From: Joy Chakraborty <joychakr@...gle.com>
To: Serge Semin <fancer.lancer@...il.com>,
Mark Brown <broonie@...nel.org>
Cc: linux-spi@...r.kernel.org, linux-kernel@...r.kernel.org,
manugautam@...gle.com, rohitner@...gle.com,
Joy Chakraborty <joychakr@...gle.com>
Subject: [PATCH] spi: dw: Add 32 bpw support to DW DMA Controller
If DW Controller is capable of 32 bits per word support then SW or DMA
controller has to write 32bit or 4byte data to the FIFO at a time.
This Patch adds support for AxSize = 4 bytes configuration from dw dma
driver if n_bytes i.e. number of bytes per write to fifo is 4.
Signed-off-by: Joy Chakraborty <joychakr@...gle.com>
---
drivers/spi/spi-dw-dma.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/spi/spi-dw-dma.c b/drivers/spi/spi-dw-dma.c
index ababb910b391..7d06ecfdebe1 100644
--- a/drivers/spi/spi-dw-dma.c
+++ b/drivers/spi/spi-dw-dma.c
@@ -212,6 +212,8 @@ static enum dma_slave_buswidth dw_spi_dma_convert_width(u8 n_bytes)
return DMA_SLAVE_BUSWIDTH_1_BYTE;
else if (n_bytes == 2)
return DMA_SLAVE_BUSWIDTH_2_BYTES;
+ else if (n_bytes == 4)
+ return DMA_SLAVE_BUSWIDTH_4_BYTES;
return DMA_SLAVE_BUSWIDTH_UNDEFINED;
}
--
2.40.0.rc1.284.g88254d51c5-goog
Powered by blists - more mailing lists