[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <1b9f86fce565b1476072f4f5711f5ee9.sboyd@kernel.org>
Date: Mon, 27 Mar 2023 12:22:52 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Yinbo Zhu <zhuyinbo@...ngson.cn>, devicetree@...r.kernel.org,
linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: Jianmin Lv <lvjianmin@...ngson.cn>, wanghongliang@...ngson.cn,
Liu Peibao <liupeibao@...ngson.cn>,
loongson-kernel@...ts.loongnix.cn, Yinbo Zhu <zhuyinbo@...ngson.cn>
Subject: Re: [PATCH v16 2/2] clk: clk-loongson2: add clock controller driver support
Quoting Yinbo Zhu (2023-03-22 19:52:29)
> This driver provides support for clock controller on Loongson-2 SoC,
> the Loongson-2 SoC uses a 100MHz clock as the PLL reference clock,
> there are five independent PLLs inside, each of which PLL can
> provide up to three sets of frequency dependent clock outputs.
>
> Signed-off-by: Yinbo Zhu <zhuyinbo@...ngson.cn>
> ---
Applied to clk-next
Powered by blists - more mailing lists