lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20230327105037.GE16424@thinkpad> Date: Mon, 27 Mar 2023 16:20:37 +0530 From: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org> To: Rohit Agarwal <quic_rohiagar@...cinc.com> Cc: agross@...nel.org, andersson@...nel.org, konrad.dybcio@...aro.org, lee@...nel.org, robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org, mani@...nel.org, lpieralisi@...nel.org, kw@...ux.com, bhelgaas@...gle.com, linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org Subject: Re: [PATCH v4 1/5] dt-bindings: PCI: qcom: Add SDX65 SoC On Fri, Mar 17, 2023 at 12:23:55PM +0530, Rohit Agarwal wrote: > Add PCIe EP compatible string for SDX65 SoC. > > Signed-off-by: Rohit Agarwal <quic_rohiagar@...cinc.com> Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org> Thanks, Mani > Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org> > --- > Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml | 2 ++ > 1 file changed, 2 insertions(+) > > diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > index 89cfdee..096540b 100644 > --- a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml > @@ -13,6 +13,7 @@ properties: > compatible: > enum: > - qcom,sdx55-pcie-ep > + - qcom,sdx65-pcie-ep > - qcom,sm8450-pcie-ep > > reg: > @@ -109,6 +110,7 @@ allOf: > contains: > enum: > - qcom,sdx55-pcie-ep > + - qcom,sdx65-pcie-ep > then: > properties: > clocks: > -- > 2.7.4 > -- மணிவண்ணன் சதாசிவம்
Powered by blists - more mailing lists