[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230328145639.1aef44e2@xps-13>
Date: Tue, 28 Mar 2023 14:56:39 +0200
From: Miquel Raynal <miquel.raynal@...tlin.com>
To: Martin Kurbanov <mmkurbanov@...rdevices.ru>
Cc: Richard Weinberger <richard@....at>,
Vignesh Raghavendra <vigneshr@...com>,
Dmitry Rokosov <ddrokosov@...rdevices.ru>,
Chuanhong Guo <gch981213@...il.com>,
Aidan MacDonald <aidanmacdonald.0x0@...il.com>,
Felix Matouschek <felix@...ouschek.org>, <kernel@...pniu.pl>,
<linux-kernel@...r.kernel.org>, <linux-mtd@...ts.infradead.org>,
<kernel@...rdevices.ru>
Subject: Re: [PATCH v3] mtd: spinand: add support for ESMT F50x1G41LB
Hi Martin,
mmkurbanov@...rdevices.ru wrote on Wed, 22 Mar 2023 18:16:25 +0300:
> From: Chuanhong Guo <gch981213@...il.com>
>
> This patch adds support for ESMT F50L1G41LB and F50D1G41LB.
> It seems that ESMT likes to use random JEDEC ID from other vendors.
> Their 1G chips uses 0xc8 from GigaDevice and 2G/4G chips uses 0x2c from
> Micron. For this reason, the ESMT entry is named esmt_c8 with explicit
> JEDEC ID in variable name.
I was about to merge this patch but it turns out there are conflicts in
the tree. Can you please rebase on top of nand/next and send a v4?
>
> Datasheets:
> https://www.esmt.com.tw/upload/pdf/ESMT/datasheets/F50L1G41LB(2M).pdf
> https://www.esmt.com.tw/upload/pdf/ESMT/datasheets/F50D1G41LB(2M).pdf
>
> Signed-off-by: Chuanhong Guo <gch981213@...il.com>
> Signed-off-by: Martin Kurbanov <mmkurbanov@...rdevices.ru>
> Signed-off-by: Dmitry Rokosov <ddrokosov@...rdevices.ru>
> Tested-by: Martin Kurbanov <mmkurbanov@...rdevices.ru>
Thanks,
Miquèl
Powered by blists - more mailing lists