lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <ZCQM9t5v2Dcet3gP@kroah.com>
Date:   Wed, 29 Mar 2023 12:03:34 +0200
From:   Greg KH <gregkh@...uxfoundation.org>
To:     "Vaibhaav Ram T.L" <vaibhaavram.tl@...rochip.com>
Cc:     arnd@...db.de, linux-gpio@...r.kernel.org,
        linux-kernel@...r.kernel.org, kumaravel.thiagarajan@...rochip.com,
        tharunkumar.pasumarthi@...rochip.com, UNGLinuxDriver@...rochip.com
Subject: Re: [PATCH v8 char-misc-next 0/5] Fix error handling in probe

On Tue, Mar 28, 2023 at 08:10:03PM +0530, Vaibhaav Ram T.L wrote:
> From: Kumaravel Thiagarajan <kumaravel.thiagarajan@...rochip.com>
> 
> Microchip's pci1xxxx is an unmanaged PCIe3.1a switch for consumer,
> industrial, and automotive applications. This switch integrates OTP
> and EEPROM to enable customization of the part in the field. First 
> patch provides fix for error handling in the probe function of 
> mchp_pci1xxxx_gp driver. Remaining patches add the OTP/EEPROM driver 
> for the switch.
> 
> Co-developed-by: Tharun Kumar P <tharunkumar.pasumarthi@...rochip.com>
> Signed-off-by: Tharun Kumar P <tharunkumar.pasumarthi@...rochip.com>
> Signed-off-by: Kumaravel Thiagarajan <kumaravel.thiagarajan@...rochip.com>
> Signed-off-by: Vaibhaav Ram T.L <vaibhaavram.tl@...rochip.com>


Why are there signed-off-by for the 00/XX patch?

And the subject doesn't make sense to me.

thanks,

greg k-h

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ