[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <28d0ce4d-afca-55ee-b471-fe02e71ab262@ti.com>
Date: Fri, 31 Mar 2023 04:31:39 -0500
From: Hari Nagalla <hnagalla@...com>
To: Nishanth Menon <nm@...com>
CC: <vigneshr@...com>, <kristo@...nel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>,
<linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 0/2] Add R5F and C71 DSP nodes for J784S4 SoC
On 3/30/23 09:55, Nishanth Menon wrote:
>> arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 168 ++++++++++++++++++
>> .../boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 40 +++++
>> 2 files changed, 208 insertions(+)
>>
>> --
>> 2.17.1
>>
> No specific need for board file memory reservations for DDR?
They are needed in board file, but to be submitted in separate patch set.
Powered by blists - more mailing lists