[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAOMZO5A3shnqV9A18f1JOx-dmn9MzFznv9gHr-g5fJw75LByOg@mail.gmail.com>
Date: Fri, 31 Mar 2023 07:29:14 -0300
From: Fabio Estevam <festevam@...il.com>
To: "Peng Fan (OSS)" <peng.fan@....nxp.com>
Cc: abelvesa@...nel.org, abel.vesa@...aro.org, mturquette@...libre.com,
sboyd@...nel.org, shawnguo@...nel.org, s.hauer@...gutronix.de,
kernel@...gutronix.de, linux-imx@....com,
linux-clk@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Shengjiu Wang <shengjiu.wang@....com>,
Peng Fan <peng.fan@....com>
Subject: Re: [PATCH] clk: imx: imx6sx: spdif clock rate is too high for asrc
On Fri, Mar 31, 2023 at 4:15 AM Peng Fan (OSS) <peng.fan@....nxp.com> wrote:
>
> From: Shengjiu Wang <shengjiu.wang@....com>
>
> spdif clock is one of the asrc clock source, which is used
> for ideal ratio mode. when set to 98.304MHz, it cause the
> divider of asrc input clock and output clock exceed the
> maximum value, and asrc driver saturate the value to maximum
> value, which will cause the ASRC's performance very bad.
> So we need to set spdif clock to a proper rate. which make asrc
> divider not exceed maximum value, at least one of divider not
> exceed maximum value.
> The target is spdif clock rate / output(or input) sample rate
> less than 1024(which is maximum divider).
Please add a Fixes tag.
Powered by blists - more mailing lists