linux-kernel - Re: [PATCH] arm64: dts: marvell: mochabin: enlarge PCI memory window

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Date:   Fri, 07 Apr 2023 17:01:32 +0200
From:   Gregory CLEMENT <gregory.clement@...tlin.com>
To:     Robert Marko <robert.marko@...tura.hr>, andrew@...n.ch,
        sebastian.hesselbarth@...il.com, robh+dt@...nel.org,
        krzysztof.kozlowski+dt@...aro.org,
        linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org
Cc:     Robert Marko <robert.marko@...tura.hr>
Subject: Re: [PATCH] arm64: dts: marvell: mochabin: enlarge PCI memory window

Robert Marko <robert.marko@...tura.hr> writes:

> Armada 7040 uses a rather small 15MB memory window for every PCI adapter,
> however this is not sufficient for Qualcomm QCA6390 802.11ax cards that
> are shipped along with the OpenWrt WLAN model of MOCHAbin as ath11k
> requires at least 16MB of memory.
>
> So, similar to what MACCHIATOBin has been doing for years, lets move
> to using the second PCIe 2 memory window and expand it to 128MB to
> make it future proof.
>
> Signed-off-by: Robert Marko <robert.marko@...tura.hr>

Applied on mvebu/dt64

Thanks,

Gregory
> ---
>  arch/arm64/boot/dts/marvell/armada-7040-mochabin.dts | 1 +
>  1 file changed, 1 insertion(+)
>
> diff --git a/arch/arm64/boot/dts/marvell/armada-7040-mochabin.dts b/arch/arm64/boot/dts/marvell/armada-7040-mochabin.dts
> index 7ca71f2d7afb..39ce6e25a8ef 100644
> --- a/arch/arm64/boot/dts/marvell/armada-7040-mochabin.dts
> +++ b/arch/arm64/boot/dts/marvell/armada-7040-mochabin.dts
> @@ -455,4 +455,5 @@ &cp0_pcie2 {
>  	phys = <&cp0_comphy5 2>;
>  	phy-names = "cp0-pcie2-x1-phy";
>  	reset-gpios = <&cp0_gpio1 9 GPIO_ACTIVE_LOW>;
> +	ranges = <0x82000000 0x0 0xc0000000 0x0 0xc0000000 0x0 0x8000000>;
>  };
> -- 
> 2.39.2
>

-- 
Gregory Clement, Bootlin
Embedded Linux and Kernel engineering
http://bootlin.com