[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHirt9jXQcvSQPEFgW6B-qeakcRXGFfd1eYCw2g23Fmu4bbS8g@mail.gmail.com>
Date: Mon, 10 Apr 2023 22:19:47 +0800
From: Rui Wang <wangrui@...ngson.cn>
To: Xi Ruoyao <xry111@...111.site>
Cc: Huacai Chen <chenhuacai@...nel.org>,
WANG Xuerui <kernel@...0n.name>, loongarch@...ts.linux.dev,
linux-kernel@...r.kernel.org, loongson-kernel@...ts.loongnix.cn
Subject: Re: [PATCH] LoongArch: Improve memory ops
On Mon, Apr 10, 2023 at 8:20 PM Xi Ruoyao <xry111@...111.site> wrote:
>
> On Mon, 2023-04-10 at 19:57 +0800, WANG rui wrote:
> > + /* align up address */
> > + andi t1, a0, 7
> > + sub.d a0, a0, t1
>
> bstrins.d a0, zero, 2, 0
>
> Likewise for other aligning operations if the temporary is not used.
I think we're on the same page. I had previously tested this on the
user-space version[1], but it's not a performance-critical area.
[1] https://github.com/heiher/mem-bench/blob/0083d4e5a82e57939517413da3bcad81e01adbea/memset-int.S#L35-L37
Regards,
Rui
Powered by blists - more mailing lists