linux-kernel - Re: [PATCH v2] phy: cadence: Sierra: Add PCIe + SGMII PHY multilink configuration

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <ZDbeEUKIZ7kJPm3k@matsya>
Date:   Wed, 12 Apr 2023 22:06:33 +0530
From:   Vinod Koul <vkoul@...nel.org>
To:     Swapnil Jakhade <sjakhade@...ence.com>
Cc:     kishon@...nel.org, linux-phy@...ts.infradead.org,
        linux-kernel@...r.kernel.org, mparab@...ence.com,
        rogerq@...nel.org, s-vadapalli@...com
Subject: Re: [PATCH v2] phy: cadence: Sierra: Add PCIe + SGMII PHY multilink
 configuration

On 03-04-23, 10:56, Swapnil Jakhade wrote:
> Add register sequences for PCIe + SGMII PHY multilink configuration.
> This has been validated on TI J7 platforms.

Applied, thanks

-- 
~Vinod