| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <d50d7779-3bff-1a83-2641-36abdb077ac1@loongson.cn>
Date: Mon, 17 Apr 2023 16:36:19 +0800
From: Youling Tang <tangyouling@...ngson.cn>
To: Huacai Chen <chenhuacai@...nel.org>
Cc: Huacai Chen <chenhuacai@...ngson.cn>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Arnaldo Carvalho de Melo <acme@...nel.org>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...nel.org>,
Namhyung Kim <namhyung@...nel.org>, loongarch@...ts.linux.dev,
Xuefeng Li <lixuefeng@...ngson.cn>,
Tiezhu Yang <yangtiezhu@...ngson.cn>,
Xuerui Wang <kernel@...0n.name>, linux-kernel@...r.kernel.org,
linux-perf-users@...r.kernel.org,
loongson-kernel@...ts.loongnix.cn,
Ming Wang <wangming01@...ngson.cn>
Subject: Re: [PATCH V2] tools/perf: Add basic support for LoongArch
Hi, Huacai
On 04/17/2023 04:22 PM, Huacai Chen wrote:
> Hi, Youling,
>
> On Wed, Apr 12, 2023 at 5:44 PM Youling Tang <tangyouling@...ngson.cn> wrote:
>>
>> Hi, Huacai
>>
>> On 04/10/2023 07:18 PM, Huacai Chen wrote:
>>> Add basic support for LoongArch, which is very similar to the MIPS
>>> version.
>>>
>>> Signed-off-by: Ming Wang <wangming01@...ngson.cn>
>>> Signed-off-by: Huacai Chen <chenhuacai@...ngson.cn>
>>> ---
>>> V2: Add libdw support.
>>>
>>> .../loongarch/include/uapi/asm/perf_regs.h | 40 +++++++++
>>> .../arch/loongarch/include/uapi/asm/unistd.h | 9 ++
>>> tools/perf/Makefile.config | 12 ++-
>>> tools/perf/arch/loongarch/Build | 1 +
>>> tools/perf/arch/loongarch/Makefile | 28 +++++++
>>> .../arch/loongarch/annotate/instructions.c | 45 ++++++++++
>>> .../loongarch/entry/syscalls/mksyscalltbl | 61 ++++++++++++++
>>> .../arch/loongarch/include/dwarf-regs-table.h | 16 ++++
>>> tools/perf/arch/loongarch/include/perf_regs.h | 15 ++++
>>> tools/perf/arch/loongarch/util/Build | 5 ++
>>> tools/perf/arch/loongarch/util/dwarf-regs.c | 44 ++++++++++
>>> tools/perf/arch/loongarch/util/perf_regs.c | 6 ++
>>> tools/perf/arch/loongarch/util/unwind-libdw.c | 56 +++++++++++++
>>> .../arch/loongarch/util/unwind-libunwind.c | 82 +++++++++++++++++++
>>> tools/perf/check-headers.sh | 1 +
>>> tools/perf/util/annotate.c | 8 ++
>>> tools/perf/util/dwarf-regs.c | 7 ++
>>> tools/perf/util/env.c | 2 +
>>> tools/perf/util/genelf.h | 3 +
>>> tools/perf/util/perf_regs.c | 76 +++++++++++++++++
>>> tools/perf/util/syscalltbl.c | 4 +
>>> 21 files changed, 518 insertions(+), 3 deletions(-)
>>> create mode 100644 tools/arch/loongarch/include/uapi/asm/perf_regs.h
>>> create mode 100644 tools/arch/loongarch/include/uapi/asm/unistd.h
>>> create mode 100644 tools/perf/arch/loongarch/Build
>>> create mode 100644 tools/perf/arch/loongarch/Makefile
>>> create mode 100644 tools/perf/arch/loongarch/annotate/instructions.c
>>> create mode 100755 tools/perf/arch/loongarch/entry/syscalls/mksyscalltbl
>>> create mode 100644 tools/perf/arch/loongarch/include/dwarf-regs-table.h
>>> create mode 100644 tools/perf/arch/loongarch/include/perf_regs.h
>>> create mode 100644 tools/perf/arch/loongarch/util/Build
>>> create mode 100644 tools/perf/arch/loongarch/util/dwarf-regs.c
>>> create mode 100644 tools/perf/arch/loongarch/util/perf_regs.c
>>> create mode 100644 tools/perf/arch/loongarch/util/unwind-libdw.c
>>> create mode 100644 tools/perf/arch/loongarch/util/unwind-libunwind.c
>>>
>>> diff --git a/tools/arch/loongarch/include/uapi/asm/perf_regs.h b/tools/arch/loongarch/include/uapi/asm/perf_regs.h
>>> new file mode 100644
>>> index 000000000000..29d69c00fc7a
>>> --- /dev/null
>>> +++ b/tools/arch/loongarch/include/uapi/asm/perf_regs.h
>>> @@ -0,0 +1,40 @@
>>> +/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
>>> +#ifndef _ASM_LOONGARCH_PERF_REGS_H
>>> +#define _ASM_LOONGARCH_PERF_REGS_H
>>> +
>>> +enum perf_event_loongarch_regs {
>>> + PERF_REG_LOONGARCH_PC,
>>
>> Why do we replace PERF_REG_LOONGARCH_PC with PERF_REG_LOONGARCH_R0
>> (although it is $zero) position (maybe refer to RISCV), but there are
>> many differences between LoongArch and RISCV, such as `struct
>> user_pt_regs` definition.
> This comes from arch/loongarch/include/uapi/asm/perf_regs.h, and I
> think the root cause is RISC-V, the trouble is we shouldn't change
> UAPI now.
OK, consistent with arch/loongarch/include/uapi/asm/perf_regs.h
>
>>
>> IMO, it may be better not to destroy $zero as much as possible, and to
>> keep it consistent with the definition in the libunwind tool.
>>
>> PERF_REG_LOONGARCH_PC = 33.
> If PERF_REG_LOONGARCH_PC is 33 in libunwind, I think we can only
> change libunwind now.
>
There is no need to change libunwind, and there is no requirement that
the order of the two be exactly the same (the original hope is to be
consistent with the order in pt_regs).
>>
>>> + PERF_REG_LOONGARCH_R1,
>>> + PERF_REG_LOONGARCH_R2,
>>> + PERF_REG_LOONGARCH_R3,
>>> + PERF_REG_LOONGARCH_R4,
>>> + PERF_REG_LOONGARCH_R5,
>>> + PERF_REG_LOONGARCH_R6,
>>> + PERF_REG_LOONGARCH_R7,
>>> + PERF_REG_LOONGARCH_R8,
>>> + PERF_REG_LOONGARCH_R9,
>>> + PERF_REG_LOONGARCH_R10,
>>> + PERF_REG_LOONGARCH_R11,
>>> + PERF_REG_LOONGARCH_R12,
>>> + PERF_REG_LOONGARCH_R13,
>>> + PERF_REG_LOONGARCH_R14,
>>> + PERF_REG_LOONGARCH_R15,
>>> + PERF_REG_LOONGARCH_R16,
>>> + PERF_REG_LOONGARCH_R17,
>>> + PERF_REG_LOONGARCH_R18,
>>> + PERF_REG_LOONGARCH_R19,
>>> + PERF_REG_LOONGARCH_R20,
>>> + PERF_REG_LOONGARCH_R21,
>>> + PERF_REG_LOONGARCH_R22,
>>> + PERF_REG_LOONGARCH_R23,
>>> + PERF_REG_LOONGARCH_R24,
>>> + PERF_REG_LOONGARCH_R25,
>>> + PERF_REG_LOONGARCH_R26,
>>> + PERF_REG_LOONGARCH_R27,
>>> + PERF_REG_LOONGARCH_R28,
>>> + PERF_REG_LOONGARCH_R29,
>>> + PERF_REG_LOONGARCH_R30,
>>> + PERF_REG_LOONGARCH_R31,
>>> + PERF_REG_LOONGARCH_MAX,
>>> +};
>>> +#endif /* _ASM_LOONGARCH_PERF_REGS_H */
/* snip */
>>> --- /dev/null
>>> +++ b/tools/perf/arch/loongarch/util/dwarf-regs.c
>>> @@ -0,0 +1,44 @@
>>> +// SPDX-License-Identifier: GPL-2.0
>>> +/*
>>> + * dwarf-regs.c : Mapping of DWARF debug register numbers into register names.
>>> + *
>>> + * Copyright (C) 2020-2023 Loongson Technology Corporation Limited
>>> + */
>>> +
>>> +#include <stdio.h>
>>> +#include <errno.h> /* for EINVAL */
>>> +#include <string.h> /* for strcmp */
>>> +#include <dwarf-regs.h>
>>> +
>>> +struct pt_regs_dwarfnum {
>>> + const char *name;
>>> + unsigned int dwarfnum;
>>> +};
>>> +
>>> +static struct pt_regs_dwarfnum loongarch_gpr_table[] = {
>>> + {"$0", 0}, {"$1", 1}, {"$2", 2}, {"$3", 3},
>>> + {"$4", 4}, {"$5", 5}, {"$6", 6}, {"$7", 7},
>>> + {"$8", 8}, {"$9", 9}, {"$10", 10}, {"$11", 11},
>>> + {"$12", 12}, {"$13", 13}, {"$14", 14}, {"$15", 15},
>>> + {"$16", 16}, {"$17", 17}, {"$18", 18}, {"$19", 19},
>>> + {"$20", 20}, {"$21", 21}, {"$22", 22}, {"$23", 23},
>>> + {"$24", 24}, {"$25", 25}, {"$26", 26}, {"$27", 27},
>>> + {"$28", 28}, {"$29", 29}, {"$30", 30}, {"$31", 31},
>>> + {NULL, 0}
>>> +};
>> Do you need to change it to the following:
>>
>> #define GPR_DWARFNUM_NAME(num) {.name = __stringify($r##num), .dwarfnum
>> = num}
>> #define REG_DWARFNUM_END {.name = NULL, .dwarfnum = 0}
>>
>> static const struct pt_regs_dwarfnum regdwarfnum_table[] = {
>> GPR_DWARFNUM_NAME(0),
>> GPR_DWARFNUM_NAME(1),
>> GPR_DWARFNUM_NAME(2),
>> GPR_DWARFNUM_NAME(3),
>> GPR_DWARFNUM_NAME(4),
>> GPR_DWARFNUM_NAME(5),
>> GPR_DWARFNUM_NAME(6),
>> GPR_DWARFNUM_NAME(7),
>> GPR_DWARFNUM_NAME(8),
>> GPR_DWARFNUM_NAME(9),
>> GPR_DWARFNUM_NAME(10),
>> GPR_DWARFNUM_NAME(11),
>> GPR_DWARFNUM_NAME(12),
>> GPR_DWARFNUM_NAME(13),
>> GPR_DWARFNUM_NAME(14),
>> GPR_DWARFNUM_NAME(15),
>> GPR_DWARFNUM_NAME(16),
>> GPR_DWARFNUM_NAME(17),
>> GPR_DWARFNUM_NAME(18),
>> GPR_DWARFNUM_NAME(19),
>> GPR_DWARFNUM_NAME(20),
>> GPR_DWARFNUM_NAME(21),
>> GPR_DWARFNUM_NAME(22),
>> GPR_DWARFNUM_NAME(23),
>> GPR_DWARFNUM_NAME(24),
>> GPR_DWARFNUM_NAME(25),
>> GPR_DWARFNUM_NAME(26),
>> GPR_DWARFNUM_NAME(27),
>> GPR_DWARFNUM_NAME(28),
>> GPR_DWARFNUM_NAME(29),
>> REG_DWARFNUM_NAME(30),
>> REG_DWARFNUM_NAME(31),
>> REG_DWARFNUM_END,
>> };
>>
>> At the same time, "$rx" is used in __perf_reg_name_loongarch and
>> loongarch_regstr_tbl, which is consistent with assembly.
> OK, I will use the "$rx" format, but I don't want to use macros.
Use the "rx" format to make regs_query_register_offset consistent with
arch/loongarch/kernel/ptrace.c (that is, the names in
loongarch_gpr_table and regoffset_table are consistent)
Youling.
>
> Huacai
>>
>>> +
>>> +const char *get_arch_regstr(unsigned int n)
>>> +{
>>> + n %= 32;
>>> + return loongarch_gpr_table[n].name;
>>> +}
>>> +
>>> +int regs_query_register_offset(const char *name)
>>> +{
>>> + const struct pt_regs_dwarfnum *roff;
>>> +
>>> + for (roff = loongarch_gpr_table; roff->name != NULL; roff++)
>>> + if (!strcmp(roff->name, name))
>>> + return roff->dwarfnum;
>>> + return -EINVAL;
>>> +}
Powered by blists - more mailing lists