| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Sat, 22 Apr 2023 00:31:48 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Heiko Stuebner <heiko@...ech.de>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-rockchip@...ts.infradead.org, linux-kernel@...r.kernel.org
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Subject: [PATCH] arm64: dts: rockchip: add missing cache properties
As all level 2 and level 3 caches are unified, add required
cache-unified properties to fix warnings like:
rk3588s-khadas-edge2.dtb: l3-cache: 'cache-unified' is a dependency of 'cache-size'
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
---
Please take the patch via sub-arch SoC tree.
---
arch/arm64/boot/dts/rockchip/rk3308.dtsi | 1 +
arch/arm64/boot/dts/rockchip/rk3328.dtsi | 1 +
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 9 +++++++++
3 files changed, 11 insertions(+)
diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
index dd228a256a32..2ae4bb7d5e62 100644
--- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
@@ -97,6 +97,7 @@ CPU_SLEEP: cpu-sleep {
l2: l2-cache {
compatible = "cache";
cache-level = <2>;
+ cache-unified;
};
};
diff --git a/arch/arm64/boot/dts/rockchip/rk3328.dtsi b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
index 6d7a7bf72ac7..e729e7a22b23 100644
--- a/arch/arm64/boot/dts/rockchip/rk3328.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3328.dtsi
@@ -103,6 +103,7 @@ CPU_SLEEP: cpu-sleep {
l2: l2-cache0 {
compatible = "cache";
cache-level = <2>;
+ cache-unified;
};
};
diff --git a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
index 657c019d27fa..5badc68fe9f0 100644
--- a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
@@ -230,6 +230,7 @@ l2_cache_l0: l2-cache-l0 {
cache-sets = <512>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_l1: l2-cache-l1 {
@@ -239,6 +240,7 @@ l2_cache_l1: l2-cache-l1 {
cache-sets = <512>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_l2: l2-cache-l2 {
@@ -248,6 +250,7 @@ l2_cache_l2: l2-cache-l2 {
cache-sets = <512>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_l3: l2-cache-l3 {
@@ -257,6 +260,7 @@ l2_cache_l3: l2-cache-l3 {
cache-sets = <512>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_b0: l2-cache-b0 {
@@ -266,6 +270,7 @@ l2_cache_b0: l2-cache-b0 {
cache-sets = <1024>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_b1: l2-cache-b1 {
@@ -275,6 +280,7 @@ l2_cache_b1: l2-cache-b1 {
cache-sets = <1024>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_b2: l2-cache-b2 {
@@ -284,6 +290,7 @@ l2_cache_b2: l2-cache-b2 {
cache-sets = <1024>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l2_cache_b3: l2-cache-b3 {
@@ -293,6 +300,7 @@ l2_cache_b3: l2-cache-b3 {
cache-sets = <1024>;
cache-level = <2>;
next-level-cache = <&l3_cache>;
+ cache-unified;
};
l3_cache: l3-cache {
@@ -301,6 +309,7 @@ l3_cache: l3-cache {
cache-line-size = <64>;
cache-sets = <4096>;
cache-level = <3>;
+ cache-unified;
};
};
--
2.34.1
Powered by blists - more mailing lists