[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <168206814625.77926.12605918077768300523.b4-ty@kernel.org>
Date: Fri, 21 Apr 2023 11:09:22 +0200
From: Lorenzo Pieralisi <lpieralisi@...nel.org>
To: tjoseph@...ence.com, robh@...nel.org, kw@...ux.com,
bhelgaas@...gle.com, nadeem@...ence.com,
Siddharth Vadapalli <s-vadapalli@...com>
Cc: Lorenzo Pieralisi <lpieralisi@...nel.org>,
linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, vigneshr@...com, srk@...com,
nm@...com
Subject: Re: [PATCH v2] PCI: cadence: Fix Gen2 Link Retraining process
On Wed, 15 Mar 2023 12:38:00 +0530, Siddharth Vadapalli wrote:
> The Link Retraining process is initiated to account for the Gen2 defect in
> the Cadence PCIe controller in J721E SoC. The errata corresponding to this
> is i2085, documented at:
> https://www.ti.com/lit/er/sprz455c/sprz455c.pdf
>
> The existing workaround implemented for the errata waits for the Data Link
> initialization to complete and assumes that the link retraining process
> at the Physical Layer has completed. However, it is possible that the
> Physical Layer training might be ongoing as indicated by the
> PCI_EXP_LNKSTA_LT bit in the PCI_EXP_LNKSTA register.
>
> [...]
Applied to controller/cadence, thanks!
[1/1] PCI: cadence: Fix Gen2 Link Retraining process
https://git.kernel.org/pci/pci/c/eac223e85208
Thanks,
Lorenzo
Powered by blists - more mailing lists