linux-kernel - Re: [PATCH v2] arm64: dts: rockchip: fix nEXTRST on SOQuartz

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-Id: <168258947019.413434.3793815124340047357.b4-ty@sntech.de>
Date:   Thu, 27 Apr 2023 11:58:08 +0200
From:   Heiko Stuebner <heiko@...ech.de>
To:     Rob Herring <robh+dt@...nel.org>,
        Nicolas Frattaroli <frattaroli.nicolas@...il.com>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Peter Geis <pgwipeout@...il.com>
Cc:     Heiko Stuebner <heiko@...ech.de>, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-rockchip@...ts.infradead.org,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v2] arm64: dts: rockchip: fix nEXTRST on SOQuartz

On Fri, 21 Apr 2023 17:26:10 +0200, Nicolas Frattaroli wrote:
> In pre-production prototypes (of which I only know one person
> having one, Peter Geis), GPIO0 pin A5 was tied to the SDMMC
> power enable pin on the CM4 connector. On all production models,
> this is not the case; instead, this pin is used for the nEXTRST
> signal, and the SDMMC power enable pin is always pulled high.
> 
> Since everyone currently using the SOQuartz device trees will
> want this change, it is made to the tree without splitting the
> trees into two separate ones of which users will then inevitably
> choose the wrong one.
> 
> [...]

Applied, thanks!

[1/1] arm64: dts: rockchip: fix nEXTRST on SOQuartz
      commit: e5d8752e957872a844ed46736b15f30b08af6591

As fix for 6.4

Best regards,
-- 
Heiko Stuebner <heiko@...ech.de>