linux-kernel - Re: [RFC PATCH] dmaengine: ti: k3-psil-j721s2: Add PSI-L thread map for main CPSW2G

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <1deaf8c0-0be6-1afe-9a91-ae93ba8a21d9@gmail.com>
Date:   Thu, 27 Apr 2023 22:01:43 +0300
From:   Péter Ujfalusi <peter.ujfalusi@...il.com>
To:     Siddharth Vadapalli <s-vadapalli@...com>, vkoul@...nel.org
Cc:     dmaengine@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, srk@...com, vigneshr@...com
Subject: Re: [RFC PATCH] dmaengine: ti: k3-psil-j721s2: Add PSI-L thread map
 for main CPSW2G



On 26/04/2023 11:39, Siddharth Vadapalli wrote:
> From: Kishon Vijay Abraham I <kishon@...com>
> 
> Add PSI-L thread map for main CPSW2G.

Acked-by: Peter Ujfalusi <peter.ujfalusi@...il.com>

> Signed-off-by: Kishon Vijay Abraham I <kishon@...com>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli@...com>
> ---
>   drivers/dma/ti/k3-psil-j721s2.c | 11 +++++++++++
>   1 file changed, 11 insertions(+)
> 
> diff --git a/drivers/dma/ti/k3-psil-j721s2.c b/drivers/dma/ti/k3-psil-j721s2.c
> index a488c2250623..1d5430fc5724 100644
> --- a/drivers/dma/ti/k3-psil-j721s2.c
> +++ b/drivers/dma/ti/k3-psil-j721s2.c
> @@ -99,6 +99,8 @@ static struct psil_ep j721s2_src_ep_map[] = {
>   	PSIL_PDMA_XY_PKT(0x461d),
>   	PSIL_PDMA_XY_PKT(0x461e),
>   	PSIL_PDMA_XY_PKT(0x461f),
> +	/* MAIN_CPSW2G */
> +	PSIL_ETHERNET(0x4640),
>   	/* PDMA_USART_G0 - UART0-1 */
>   	PSIL_PDMA_XY_PKT(0x4700),
>   	PSIL_PDMA_XY_PKT(0x4701),
> @@ -161,6 +163,15 @@ static struct psil_ep j721s2_dst_ep_map[] = {
>   	PSIL_ETHERNET(0xf005),
>   	PSIL_ETHERNET(0xf006),
>   	PSIL_ETHERNET(0xf007),
> +	/* MAIN_CPSW2G */
> +	PSIL_ETHERNET(0xc640),
> +	PSIL_ETHERNET(0xc641),
> +	PSIL_ETHERNET(0xc642),
> +	PSIL_ETHERNET(0xc643),
> +	PSIL_ETHERNET(0xc644),
> +	PSIL_ETHERNET(0xc645),
> +	PSIL_ETHERNET(0xc646),
> +	PSIL_ETHERNET(0xc647),
>   	/* SA2UL */
>   	PSIL_SA2UL(0xf500, 1),
>   	PSIL_SA2UL(0xf501, 1),

-- 
Péter