[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20230507182304.2934-1-jszhang@kernel.org>
Date: Mon, 8 May 2023 02:22:59 +0800
From: Jisheng Zhang <jszhang@...nel.org>
To: Thomas Gleixner <tglx@...utronix.de>,
Marc Zyngier <maz@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Albert Ou <aou@...s.berkeley.edu>
Cc: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-riscv@...ts.infradead.org, Guo Ren <guoren@...nel.org>
Subject: [PATCH 0/5] Add Sipeed Lichee Pi 4A RISC-V board support
Sipeed's Lichee Pi 4A development board uses Lichee Module 4A core
module which is powered by T-HEAD's light(a.k.a TH1520) SoC. Add
minimal device tree files for the core module and the development
board.
Support basic uart/gpio/dmac drivers, so supports booting to a basic
shell.
Jisheng Zhang (5):
irqchip/sifive-plic: Support T-HEAD's C910 PLIC
riscv: Add the T-HEAD SoC family Kconfig option
riscv: dts: add initial T-HEAD light SoC device tree
riscv: dts: thead: add sipeed Lichee Pi 4A board device tree
MAINTAINERS: add entry for T-HEAD RISC-V SoC
.../sifive,plic-1.0.0.yaml | 4 +
MAINTAINERS | 6 +
arch/riscv/Kconfig.socs | 6 +
arch/riscv/boot/dts/Makefile | 1 +
arch/riscv/boot/dts/thead/Makefile | 2 +
.../dts/thead/light-lichee-module-4a.dtsi | 38 ++
.../boot/dts/thead/light-lichee-pi-4a.dts | 32 ++
arch/riscv/boot/dts/thead/light.dtsi | 454 ++++++++++++++++++
drivers/irqchip/irq-sifive-plic.c | 1 +
9 files changed, 544 insertions(+)
create mode 100644 arch/riscv/boot/dts/thead/Makefile
create mode 100644 arch/riscv/boot/dts/thead/light-lichee-module-4a.dtsi
create mode 100644 arch/riscv/boot/dts/thead/light-lichee-pi-4a.dts
create mode 100644 arch/riscv/boot/dts/thead/light.dtsi
--
2.40.0
Powered by blists - more mailing lists