[<prev] [next>] [day] [month] [year] [list]
Message-ID: <5445b9ad526aa1f4beaa47a3b0e7d83f@walle.cc>
Date: Mon, 08 May 2023 08:39:25 +0200
From: Michael Walle <michael@...le.cc>
To: "Vaibhaav Ram T.L" <vaibhaavram.tl@...rochip.com>
Cc: gregkh@...uxfoundation.org, arnd@...db.de,
kumaravel.thiagarajan@...rochip.com,
tharunkumar.pasumarthi@...rochip.com, linux-kernel@...r.kernel.org,
linux-gpio@...r.kernel.org, UNGLinuxDriver@...rochip.com
Subject: Re: [PATCH v11 char-misc-next 1/2] misc: microchip: pci1xxxx: Add
support to read and write into PCI1XXXX OTP via NVMEM sysfs
Am 2023-04-29 14:02, schrieb Vaibhaav Ram T.L:
> From: Kumaravel Thiagarajan <kumaravel.thiagarajan@...rochip.com>
>
> Microchip's pci1xxxx is an unmanaged PCIe3.1a switch for consumer,
> industrial, and automotive applications. This switch integrates OTP
> and EEPROM to enable customization of the part in the field. This
> patch adds support to read and write into PCI1XXXX OTP via NVMEM sysfs.
>
> Signed-off-by: Kumaravel Thiagarajan
> <kumaravel.thiagarajan@...rochip.com>
> Co-developed-by: Tharun Kumar P <tharunkumar.pasumarthi@...rochip.com>
> Signed-off-by: Tharun Kumar P <tharunkumar.pasumarthi@...rochip.com>
> Co-developed-by: Vaibhaav Ram T.L <vaibhaavram.tl@...rochip.com>
> Signed-off-by: Vaibhaav Ram T.L <vaibhaavram.tl@...rochip.com>
I just had a quick look for obvious errors, couldn't spot any. It's
not a extensive review, though.
-michael
Powered by blists - more mailing lists