[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CALs-HstaQweGaz71GZXeu1gtVQ7Efb=i=Zgt4ETtmf1vJncxEQ@mail.gmail.com>
Date: Tue, 9 May 2023 11:34:57 -0700
From: Evan Green <evan@...osinc.com>
To: Conor Dooley <conor@...nel.org>
Cc: Palmer Dabbelt <palmer@...osinc.com>,
Andrew Jones <ajones@...tanamicro.com>,
Albert Ou <aou@...s.berkeley.edu>,
Anup Patel <apatel@...tanamicro.com>,
Conor Dooley <conor.dooley@...rochip.com>,
Heiko Stuebner <heiko.stuebner@...ll.eu>,
Jisheng Zhang <jszhang@...nel.org>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Sunil V L <sunilvl@...tanamicro.com>,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org
Subject: Re: [PATCH v2 1/3] RISC-V: Add Zba, Zbs extension probing
On Tue, May 9, 2023 at 11:29 AM Conor Dooley <conor@...nel.org> wrote:
>
> On Tue, May 09, 2023 at 11:25:01AM -0700, Evan Green wrote:
> > Add the Zba address bit manipulation extension and Zbs single bit
> > instructions extension into those the kernel is aware of and maintains
> > in its riscv_isa bitmap.
> >
> > Signed-off-by: Evan Green <evan@...osinc.com>
> > Reviewed-by: Andrew Jones <ajones@...tanamicro.com>
> > Reviewed-by: Palmer Dabbelt <palmer@...osinc.com>
>
> Given you added the lads, rather than ignoring them due to the Zbs
> change, I think you forgot my R-b from v1?
> Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
Whoops, yes I did. Sorry about that, and thanks for the review!
>
> Cheers,
> Conor.
>
> >
> > ---
> >
> > Changes in v2:
> > - Add Zbs as well
> >
> > arch/riscv/include/asm/hwcap.h | 2 ++
> > arch/riscv/kernel/cpu.c | 2 ++
> > arch/riscv/kernel/cpufeature.c | 2 ++
> > 3 files changed, 6 insertions(+)
> >
> > diff --git a/arch/riscv/include/asm/hwcap.h b/arch/riscv/include/asm/hwcap.h
> > index e0c40a4c63d5..6b2e8ff4638c 100644
> > --- a/arch/riscv/include/asm/hwcap.h
> > +++ b/arch/riscv/include/asm/hwcap.h
> > @@ -46,6 +46,8 @@
> > #define RISCV_ISA_EXT_ZICBOZ 34
> > #define RISCV_ISA_EXT_SMAIA 35
> > #define RISCV_ISA_EXT_SSAIA 36
> > +#define RISCV_ISA_EXT_ZBA 37
> > +#define RISCV_ISA_EXT_ZBS 38
> >
> > #define RISCV_ISA_EXT_MAX 64
>
> Heh, gonna start getting tight on bits here soonish :)
Yeah they're flying in, I had to update mine since SMAIA swooshed in.
-Evan
Powered by blists - more mailing lists