[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAF9_jYSXxmnm80Yq4gD6U5ygHvBTDagR_HM4LcHQT1vq=d7tVw@mail.gmail.com>
Date: Tue, 9 May 2023 12:39:31 +0200
From: Paweł Anikiel <pan@...ihalf.com>
To: Mark Brown <broonie@...nel.org>
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
alsa-devel@...a-project.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, lgirdwood@...il.com, perex@...ex.cz,
tiwai@...e.com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, dinguyen@...nel.org,
lars@...afoo.de, nuno.sa@...log.com, upstream@...ihalf.com,
amstan@...omium.org
Subject: Re: [PATCH v2 4/7] ASoC: dt-bindings: Add Google Chameleon v3 audio codec
On Tue, May 9, 2023 at 11:54 AM Mark Brown <broonie@...nel.org> wrote:
>
> On Tue, May 09, 2023 at 08:18:15AM +0200, Krzysztof Kozlowski wrote:
> > On 08/05/2023 13:30, Paweł Anikiel wrote:
>
> > > + "#sound-dai-cells":
> > > + const: 0
>
> > No supplies? How do you get power?
>
> My understanding is that this is deployed to a FPGA so the power would
> be going into the FPGA. In general a memory mapped I2S controller like
> this will be part of a larger SoC of some kind.
Yes, both the codec and i2s controller are implemented in the FPGA
part of the Arria 10 SoC.
Regards,
Paweł
Powered by blists - more mailing lists