lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 10 May 2023 16:26:05 +0000
From:   "Guntupalli, Manikanta" <manikanta.guntupalli@....com>
To:     "m.brock@...mierlo.com" <m.brock@...mierlo.com>
CC:     "gregkh@...uxfoundation.org" <gregkh@...uxfoundation.org>,
        "robh+dt@...nel.org" <robh+dt@...nel.org>,
        "krzysztof.kozlowski+dt@...aro.org" 
        <krzysztof.kozlowski+dt@...aro.org>,
        "michal.simek@...inx.com" <michal.simek@...inx.com>,
        "linux-serial@...r.kernel.org" <linux-serial@...r.kernel.org>,
        "devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "jirislaby@...nel.org" <jirislaby@...nel.org>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "Simek, Michal" <michal.simek@....com>,
        "git (AMD-Xilinx)" <git@....com>,
        "Pandey, Radhey Shyam" <radhey.shyam.pandey@....com>,
        "Datta, Shubhrajyoti" <shubhrajyoti.datta@....com>,
        "Goud, Srinivas" <srinivas.goud@....com>,
        "manion05gk@...il.com" <manion05gk@...il.com>
Subject: RE: [PATCH 0/2] Add rs485 support to uartps driver

Hi Maarten,

> -----Original Message-----
> From: m.brock@...mierlo.com <m.brock@...mierlo.com>
> Sent: Thursday, May 4, 2023 5:52 PM
> To: Guntupalli, Manikanta <manikanta.guntupalli@....com>
> Cc: gregkh@...uxfoundation.org; robh+dt@...nel.org;
> krzysztof.kozlowski+dt@...aro.org; michal.simek@...inx.com; linux-
> serial@...r.kernel.org; devicetree@...r.kernel.org; linux-
> kernel@...r.kernel.org; jirislaby@...nel.org; linux-arm-
> kernel@...ts.infradead.org; Simek, Michal <michal.simek@....com>; git
> (AMD-Xilinx) <git@....com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@....com>; Datta, Shubhrajyoti
> <shubhrajyoti.datta@....com>; Goud, Srinivas <srinivas.goud@....com>;
> manion05gk@...il.com
> Subject: Re: [PATCH 0/2] Add rs485 support to uartps driver
> 
> Manikanta Guntupalli wrote 2023-04-26 14:29:
> > Add optional gpio property to uartps node to support rs485 Add rs485
> > support to uartps driver
> >
> > Manikanta Guntupalli (2):
> >   dt-bindings: Add optional gpio property to uartps node to support
> >     rs485
> >   tty: serial: uartps: Add rs485 support to uartps driver
> >
> >  .../devicetree/bindings/serial/cdns,uart.yaml |  5 +
> >  drivers/tty/serial/xilinx_uartps.c            | 96 ++++++++++++++++++-
> >  2 files changed, 100 insertions(+), 1 deletion(-)
> 
> Why would you want to use a GPIO and not RTS for choosing the direction as
> is more common in this case?
In ZynqMp platform Cadence UART Controller RTS signal routed to external through the PL(Programmable Logic) design not through Multiplexed IO.

> And have you thought about configuring the polarity?
GPIO polarity configured through device tree property.

&uart0 {
        ...
        txrx-gpios = <&gpio 72 GPIO_ACTIVE_LOW>;
        linux,rs485-enabled-at-boot-time;
};

> How long will the signal be active before the real transmission begins so the
> driver can settle?
Default is RE(GPIO LOW) and while sending we drive the pin to HIGH. We wait for transmission completion, for that we check Transmitter state machine active status to ZERO and TX FIFO EMPTY. 

Thanks,
Manikanta.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ