[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <215913ae-dfd2-aaff-86b1-9def30648155@ti.com>
Date: Tue, 16 May 2023 14:31:26 +0530
From: "Verma, Achal" <a-verma1@...com>
To: Siddharth Vadapalli <s-vadapalli@...com>
CC: Nishanth Menon <nm@...com>, Vignesh Raghavendra <vigneshr@...com>,
Tero Kristo <kristo@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Conor Dooley <conor+dt@...nel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
Achal Verma <a-verma1@...com>
Subject: Re: [PATCH] arm64: dts: ti: k3-j7200: correct num-lanes requested for
PCIe
On 5/16/2023 12:03 PM, Siddharth Vadapalli wrote:
> Achal,
>
> On 16/05/23 11:52, Achal Verma wrote:
>> From: Matt Ranostay <mranostay@...com>
>>
>> J7200 has a limited 2x support for PCIe, and the properties should be
>> updated as such.
>
> According to J7200 Datasheet at [0], the SoC supports up to x4 PCIe lanes. Could
> you please clarify where the lanes are documented to be 2x?
>
> [0]: https://www.ti.com/lit/ds/symlink/dra821u-q1.pdf
Yes, this patch should be dropped.
No need to change lanes.
Regards,
Achal Verma
>
>>
>> Signed-off-by: Matt Ranostay <mranostay@...com>
>> Signed-off-by: Achal Verma <a-verma1@...com>
>> ---
>> arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 4 ++--
>> 1 file changed, 2 insertions(+), 2 deletions(-)
>>
>> diff --git a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
>> index ef352e32f19d..5e62b431d6e8 100644
>> --- a/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
>> +++ b/arch/arm64/boot/dts/ti/k3-j7200-main.dtsi
>> @@ -729,7 +729,7 @@ pcie1_rc: pcie@...0000 {
>> device_type = "pci";
>> ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
>> max-link-speed = <3>;
>> - num-lanes = <4>;
>> + num-lanes = <2>;
>> power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>;
>> clocks = <&k3_clks 240 6>;
>> clock-names = "fck";
>> @@ -757,7 +757,7 @@ pcie1_ep: pcie-ep@...0000 {
>> interrupts = <GIC_SPI 330 IRQ_TYPE_EDGE_RISING>;
>> ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
>> max-link-speed = <3>;
>> - num-lanes = <4>;
>> + num-lanes = <2>;
>> power-domains = <&k3_pds 240 TI_SCI_PD_EXCLUSIVE>;
>> clocks = <&k3_clks 240 6>;
>> clock-names = "fck";
>
Powered by blists - more mailing lists