lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Tue, 16 May 2023 13:13:02 +0200
From:   Michal Simek <monstr@...str.eu>
To:     Michal Simek <michal.simek@....com>, linux-kernel@...r.kernel.org,
        michal.simek@...inx.com, git@...inx.com
Cc:     Chirag Parekh <chiragp@...inx.com>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH] ARM: zynq: dts: Add SCL & SDA GPIO entries for recovery



On 5/2/23 15:52, Michal Simek wrote:
> From: Chirag Parekh <chiragp@...inx.com>
> 
> Wire i2c pinmuxing gpio recovery for zc702.
> 
> Signed-off-by: Chirag Parekh <chiragp@...inx.com>
> Signed-off-by: Michal Simek <michal.simek@....com>
> ---
> 
>   arch/arm/boot/dts/zynq-zc702.dts | 19 ++++++++++++++++++-
>   1 file changed, 18 insertions(+), 1 deletion(-)
> 
> diff --git a/arch/arm/boot/dts/zynq-zc702.dts b/arch/arm/boot/dts/zynq-zc702.dts
> index d23201ba8cd7..6efdbca9d3ef 100644
> --- a/arch/arm/boot/dts/zynq-zc702.dts
> +++ b/arch/arm/boot/dts/zynq-zc702.dts
> @@ -5,6 +5,7 @@
>    */
>   /dts-v1/;
>   #include "zynq-7000.dtsi"
> +#include <dt-bindings/gpio/gpio.h>
>   
>   / {
>   	model = "Xilinx ZC702 board";
> @@ -106,8 +107,11 @@ &gpio0 {
>   &i2c0 {
>   	status = "okay";
>   	clock-frequency = <400000>;
> -	pinctrl-names = "default";
> +	pinctrl-names = "default", "gpio";
>   	pinctrl-0 = <&pinctrl_i2c0_default>;
> +	pinctrl-1 = <&pinctrl_i2c0_gpio>;
> +	scl-gpios = <&gpio0 50 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
> +	sda-gpios = <&gpio0 51 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
>   
>   	i2c-mux@74 {
>   		compatible = "nxp,pca9548";
> @@ -298,6 +302,19 @@ conf {
>   		};
>   	};
>   
> +	pinctrl_i2c0_gpio: i2c0-gpio {
> +		mux {
> +			groups = "gpio0_50_grp", "gpio0_51_grp";
> +			function = "gpio0";
> +		};
> +
> +		conf {
> +			groups = "gpio0_50_grp", "gpio0_51_grp";
> +			slew-rate = <0>;
> +			io-standard = <1>;
> +		};
> +	};
> +
>   	pinctrl_sdhci0_default: sdhci0-default {
>   		mux {
>   			groups = "sdio0_2_grp";

Applied.
M

-- 
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP/Versal ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal/Versal NET SoCs
TF-A maintainer - Xilinx ZynqMP/Versal/Versal NET SoCs

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ