[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230516-cadet-enslave-208d91e66b32@wendy>
Date: Tue, 16 May 2023 12:53:12 +0100
From: Conor Dooley <conor.dooley@...rochip.com>
To: Thierry Reding <thierry.reding@...il.com>
CC: Conor Dooley <conor@...nel.org>,
Peter De Schrijver <pdeschrijver@...dia.com>,
<jonathanh@...dia.com>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <conor+dt@...nel.org>,
<devicetree@...r.kernel.org>, <linux-tegra@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <stefank@...dia.com>
Subject: Re: [PATCH v4 4/6] dt-bindings: Add support for DRAM MRQ GSCs
On Tue, May 16, 2023 at 11:12:50AM +0200, Thierry Reding wrote:
> I think Peter had to add these explicitly because the defaults are 2 and
> 1, respectively, and DTC was warning about this. I suppose the "reg"
> property could be adjusted to use the defaults, but on the other hand I
> find that it's good if the examples match reality and we need size-cells
> to be 2 on Tegra.
Huh, caught out by an abnormal example!
If it avoids an error & matches the use-case it seems like a good idea to
leave it as-is. Here's an unqualified
Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
instead of the previous qualified one.
Thanks,
Conor.
Download attachment "signature.asc" of type "application/pgp-signature" (229 bytes)
Powered by blists - more mailing lists