[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <168432619059.440504.9237676532611038988.b4-ty@linaro.org>
Date: Wed, 17 May 2023 14:23:38 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Lars Povlsen <lars.povlsen@...rochip.com>,
Steen Hegelund <Steen.Hegelund@...rochip.com>,
Daniel Machon <daniel.machon@...rochip.com>,
UNGLinuxDriver@...rochip.com, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Cc: Conor Dooley <conor.dooley@...rochip.com>
Subject: Re: [PATCH] arm64: dts: microchip: add missing cache properties
On Sat, 22 Apr 2023 00:31:55 +0200, Krzysztof Kozlowski wrote:
> As all level 2 and level 3 caches are unified, add required
> cache-unified and cache-level properties to fix warnings like:
>
> sparx5_pcb125.dtb: l2-cache0: 'cache-level' is a required property
>
>
Applied, thanks!
[1/1] arm64: dts: microchip: add missing cache properties
https://git.kernel.org/krzk/linux-dt/c/f217d94fc632fece2a41030c2eebc4ed34a48b2a
Best regards,
--
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Powered by blists - more mailing lists