| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Mon, 22 May 2023 16:51:42 +0800
From: Sui Jingfeng <15330273260@....cn>
To: WANG Xuerui <kernel@...0n.name>,
Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
Maxime Ripard <mripard@...nel.org>,
Thomas Zimmermann <tzimmermann@...e.de>,
David Airlie <airlied@...il.com>,
Daniel Vetter <daniel@...ll.ch>,
Sui Jingfeng <suijingfeng@...ngson.cn>,
Li Yi <liyi@...ngson.cn>,
Sumit Semwal <sumit.semwal@...aro.org>,
Christian Koenig <christian.koenig@....com>,
Emil Velikov <emil.l.velikov@...il.com>
Cc: linaro-mm-sig@...ts.linaro.org, loongson-kernel@...ts.loongnix.cn,
Geert Uytterhoeven <geert+renesas@...der.be>,
linux-kernel@...r.kernel.org, dri-devel@...ts.freedesktop.org,
Javier Martinez Canillas <javierm@...hat.com>,
Nathan Chancellor <nathan@...nel.org>,
Liu Peibao <liupeibao@...ngson.cn>, linux-media@...r.kernel.org
Subject: Re: [PATCH v14 1/2] drm: add kms driver for loongson display
controller
Hi,
On 2023/5/21 20:21, WANG Xuerui wrote:
>
>> +/*
>> + * Copyright (C) 2023 Loongson Technology Corporation Limited
>> + */
>> +
>> +#include <drm/drm_debugfs.h>
>> +
>> +#include "lsdc_benchmark.h"
>> +#include "lsdc_drv.h"
>> +#include "lsdc_gem.h"
>> +#include "lsdc_ttm.h"
>> +
>> +typedef void (*lsdc_copy_proc_t)(struct lsdc_bo *src_bo,
>> + struct lsdc_bo *dst_bo,
>> + unsigned int size,
>> + int n);
>> +
>> +static void lsdc_copy_gtt_to_vram_cpu(struct lsdc_bo *src_bo,
>> + struct lsdc_bo *dst_bo,
>> + unsigned int size,
>> + int n)
>> +{
>> + lsdc_bo_kmap(src_bo);
>> + lsdc_bo_kmap(dst_bo);
>> +
>> + while (n--)
>> + memcpy_toio(dst_bo->kptr, src_bo->kptr, size);
>> +
>> + lsdc_bo_kunmap(src_bo);
>> + lsdc_bo_kunmap(dst_bo);
>> +}
>> +
>> +static void lsdc_copy_vram_to_gtt_cpu(struct lsdc_bo *src_bo,
>> + struct lsdc_bo *dst_bo,
>> + unsigned int size,
>> + int n)
>> +{
>> + lsdc_bo_kmap(src_bo);
>> + lsdc_bo_kmap(dst_bo);
>> +
>> + while (n--)
>> + memcpy_fromio(dst_bo->kptr, src_bo->kptr, size);
>> +
>> + lsdc_bo_kunmap(src_bo);
>> + lsdc_bo_kunmap(dst_bo);
>> +}
>> +
>> +static void lsdc_copy_gtt_to_gtt_cpu(struct lsdc_bo *src_bo,
>> + struct lsdc_bo *dst_bo,
>> + unsigned int size,
>> + int n)
>> +{
>> + lsdc_bo_kmap(src_bo);
>> + lsdc_bo_kmap(dst_bo);
>> +
>> + while (n--)
>> + memcpy(dst_bo->kptr, src_bo->kptr, size);
>> +
>> + lsdc_bo_kunmap(src_bo);
>> + lsdc_bo_kunmap(dst_bo);
>> +}
>> +
>> +static void lsdc_benchmark_copy(struct lsdc_device *ldev,
>> + unsigned int size,
>> + unsigned int n,
>> + u32 src_domain,
>> + u32 dst_domain,
>> + lsdc_copy_proc_t copy_proc,
>> + struct drm_printer *p)
>> +{
>> + struct drm_device *ddev = &ldev->base;
>> + struct lsdc_bo *src_bo;
>> + struct lsdc_bo *dst_bo;
>> + unsigned long start_jiffies;
>> + unsigned long end_jiffies;
>> + unsigned int throughput;
>> + unsigned int time;
>> +
>> + src_bo = lsdc_bo_create_kernel_pinned(ddev, src_domain, size);
>> + dst_bo = lsdc_bo_create_kernel_pinned(ddev, dst_domain, size);
>> +
>> + start_jiffies = jiffies;
>> +
>> + copy_proc(src_bo, dst_bo, size, n);
>> +
>> + end_jiffies = jiffies;
>> +
>> + lsdc_bo_free_kernel_pinned(src_bo);
>> + lsdc_bo_free_kernel_pinned(dst_bo);
>> +
>> + time = jiffies_to_msecs(end_jiffies - start_jiffies);
>> +
>> + throughput = (n * (size >> 10)) / time;
>> +
>> + drm_printf(p,
>> + "Copy bo of %ukB %u times from %s to %s in %ums: %uMB/s\n",
>> + size >> 10, n,
>> + lsdc_domain_to_str(src_domain),
>> + lsdc_domain_to_str(dst_domain),
>> + time, throughput);
>> +}
>> +
>> +int lsdc_show_benchmark_copy(struct lsdc_device *ldev, struct
>> drm_printer *p)
>> +{
>> + unsigned int buffer_size = 1920 * 1080 * 4;
>> + unsigned int iteration = 60;
>> +
>> + lsdc_benchmark_copy(ldev,
>> + buffer_size,
>> + iteration,
>> + LSDC_GEM_DOMAIN_GTT,
>> + LSDC_GEM_DOMAIN_GTT,
>> + lsdc_copy_gtt_to_gtt_cpu,
>> + p);
>> +
>> + lsdc_benchmark_copy(ldev,
>> + buffer_size,
>> + iteration,
>> + LSDC_GEM_DOMAIN_GTT,
>> + LSDC_GEM_DOMAIN_VRAM,
>> + lsdc_copy_gtt_to_vram_cpu,
>> + p);
>> +
>> + lsdc_benchmark_copy(ldev,
>> + buffer_size,
>> + iteration,
>> + LSDC_GEM_DOMAIN_VRAM,
>> + LSDC_GEM_DOMAIN_GTT,
>> + lsdc_copy_vram_to_gtt_cpu,
>> + p);
>> +
>> + return 0;
>> +}
>> diff --git a/drivers/gpu/drm/loongson/lsdc_benchmark.h
>> b/drivers/gpu/drm/loongson/lsdc_benchmark.h
>> new file mode 100644
>> index 000000000000..2bf9406eae9c
>> --- /dev/null
>> +++ b/drivers/gpu/drm/loongson/lsdc_benchmark.h
>> @@ -0,0 +1,13 @@
>> +/* SPDX-License-Identifier: GPL-2.0 */
>> +/*
>> + * Copyright (C) 2023 Loongson Technology Corporation Limited
>> + */
>> +
>> +#ifndef __LSDC_BENCHMARK_H__
>> +#define __LSDC_BENCHMARK_H__
>> +
>> +#include "lsdc_drv.h"
>> +
>> +int lsdc_show_benchmark_copy(struct lsdc_device *ldev, struct
>> drm_printer *p);
>> +
>> +#endif
>> diff --git a/drivers/gpu/drm/loongson/lsdc_crtc.c
>> b/drivers/gpu/drm/loongson/lsdc_crtc.c
>> new file mode 100644
>> index 000000000000..de2c1d514baa
>> --- /dev/null
>> +++ b/drivers/gpu/drm/loongson/lsdc_crtc.c
>> @@ -0,0 +1,1066 @@
>> +// SPDX-License-Identifier: GPL-2.0
>> +/*
>> + * Copyright (C) 2023 Loongson Technology Corporation Limited
>> + */
>> +
>> +#include <linux/delay.h>
>> +
>> +#include <drm/drm_atomic.h>
>> +#include <drm/drm_atomic_helper.h>
>> +#include <drm/drm_debugfs.h>
>> +#include <drm/drm_vblank.h>
>> +
>> +#include "lsdc_drv.h"
>> +
>> +/*
>> + * The soft reset cause the vblank counter reset to zero, but the
>> address
>> + * and other settings in the crtc register remains.
>> + */
>> +
>> +static void lsdc_crtc0_soft_reset(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> + u32 val;
>> +
>> + val = lsdc_rreg32(ldev, LSDC_CRTC0_CFG_REG);
>> +
>> + val &= CFG_VALID_BITS_MASK;
>> +
>> + /* soft reset bit, active low */
>> + val &= ~CFG_RESET_N;
>> +
>> + val &= ~CFG_PIX_FMT_MASK;
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC0_CFG_REG, val);
>> +
>> + udelay(5);
>> +
>> + val |= CFG_RESET_N | LSDC_PF_XRGB8888 | CFG_OUTPUT_ENABLE;
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC0_CFG_REG, val);
>> +
>> + mdelay(20);
>> +}
>> +
>> +static void lsdc_crtc1_soft_reset(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> + u32 val;
>> +
>> + val = lsdc_rreg32(ldev, LSDC_CRTC1_CFG_REG);
>> +
>> + val &= CFG_VALID_BITS_MASK;
>> +
>> + /* soft reset bit, active low */
>> + val &= ~CFG_RESET_N;
>> +
>> + val &= ~CFG_PIX_FMT_MASK;
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC1_CFG_REG, val);
>> +
>> + udelay(5);
>> +
>> + val |= CFG_RESET_N | LSDC_PF_XRGB8888 | CFG_OUTPUT_ENABLE;
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC1_CFG_REG, val);
>> +
>> + msleep(20);
>
> So many magic sleeps without documentation?
>
It is just that you should wait the device for a while before it can
reaction when doing the soft reset.
I think this is engineering...
>> +}
>> +
>> +static void lsdc_crtc0_enable(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> + u32 val;
>> +
>> + val = lsdc_rreg32(ldev, LSDC_CRTC0_CFG_REG);
>> +
>> + /*
>> + * This may happens on extremely rare case, luckily, a soft reset
>
> "may happen on extremely rare cases;"
>
>> + * can helps to bring it back to normal. We add a warn here, hope
>
> "can help bringing it back to normal. We issue a warning here, hoping to"
>
>> + * to catch something if it happens.
>> + */
>> +
>> + if (val & CRTC_ANCHORED) {
>> + drm_warn(&ldev->base, "%s anchored\n", lcrtc->base.name);
>> + return lsdc_crtc0_soft_reset(lcrtc);
>> + }
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC0_CFG_REG, val | CFG_OUTPUT_ENABLE);
>> +}
>> +
>> +static void lsdc_crtc0_disable(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> +
>> + lsdc_ureg32_clr(ldev, LSDC_CRTC0_CFG_REG, CFG_OUTPUT_ENABLE);
>> +
>> + udelay(9);
>> +}
>> +
>> +static void lsdc_crtc1_enable(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> + u32 val;
>> +
>> + val = lsdc_rreg32(ldev, LSDC_CRTC1_CFG_REG);
>> + if (val & CRTC_ANCHORED) {
>> + drm_warn(&ldev->base, "%s anchored\n", lcrtc->base.name);
>> + return lsdc_crtc1_soft_reset(lcrtc);
>> + }
>
> Duplication of code? You may want to duplicate the comment here too as
> de-duplication with macro seems too heavy here.
>
>> +
>> + lsdc_wreg32(ldev, LSDC_CRTC1_CFG_REG, val | CFG_OUTPUT_ENABLE);
>> +}
>> +
>> +static void lsdc_crtc1_disable(struct lsdc_crtc *lcrtc)
>> +{
>> + struct lsdc_device *ldev = lcrtc->ldev;
>> +
>> + lsdc_ureg32_clr(ldev, LSDC_CRTC1_CFG_REG, CFG_OUTPUT_ENABLE);
>> +
>> + udelay(9);
>> +}
>> +
>> +/* All loongson display controller support scanout position hardware */
>
> Commit message implies only 7A2000+ LSDC IPs have the "scanout
> position recorders". Either that part or this code would need tweaking...
Both LS7A2000 and LS7A1000 have the scanout position recorders hardware.
Preciously, datasheet of LS7A1000 didn't told us if it support this feature.
I will adjust the commit message at next version, the code doesn't need
change.
Powered by blists - more mailing lists