lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <168499048186.3998961.17823902051773417905.b4-ty@kernel.org>
Date:   Wed, 24 May 2023 21:54:16 -0700
From:   Bjorn Andersson <andersson@...nel.org>
To:     Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
        linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org,
        Konrad Dybcio <konrad.dybcio@...aro.org>,
        devicetree@...r.kernel.org,
        Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
        Andy Gross <agross@...nel.org>,
        Rob Herring <robh+dt@...nel.org>,
        Conor Dooley <conor+dt@...nel.org>
Subject: Re: (subset) [PATCH v2 1/3] arm64: dts: qcom: sm8550: enable DISPCC by default

On Tue, 16 May 2023 17:45:37 +0200, Krzysztof Kozlowski wrote:
> Enable the Display Clock Controller by default in SoC DTSI so unused
> clocks can be turned off.  It does not require any external resources,
> so as core SoC component should be always available to boards.
> 
> 

Applied, thanks!

[1/3] arm64: dts: qcom: sm8550: enable DISPCC by default
      commit: 5ef00c06ea5e4e0de1f63d2c620f671750f73f9b
[2/3] arm64: dts: qcom: sm8550-mtp: drop redundant MDP status
      commit: fbeffa580e30fe7fb748e4ccc39c2b18a137c055
[3/3] arm64: dts: qcom: sm8550-qrd: add display and panel
      commit: fdb0038e96659f08dae575aae6b4b6b22884d17b

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ