[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <7db82f55-72a5-bdd6-ff87-34aefa624602@linaro.org>
Date: Fri, 26 May 2023 22:49:18 +0200
From: Konrad Dybcio <konrad.dybcio@...aro.org>
To: Bhupesh Sharma <bhupesh.sharma@...aro.org>,
linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org
Cc: agross@...nel.org, linux-kernel@...r.kernel.org,
linux-crypto@...r.kernel.org, andersson@...nel.org,
bhupesh.linux@...il.com, krzysztof.kozlowski@...aro.org,
robh+dt@...nel.org, vladimir.zapolskiy@...aro.org,
rfoss@...nel.org, neil.armstrong@...aro.org, djakov@...nel.org,
stephan@...hold.net, Anders Roxell <anders.roxell@...aro.org>,
Linux Kernel Functional Testing <lkft@...aro.org>
Subject: Re: [PATCH v8 07/11] arm64: dts: qcom: sm6115: Add Crypto Engine
support
On 26.05.2023 21:22, Bhupesh Sharma wrote:
> Add crypto engine (CE) and CE BAM related nodes and definitions to
> 'sm6115.dtsi'.
>
> Reviewed-by: Konrad Dybcio <konrad.dybcio@...aro.org>
> Tested-by: Konrad Dybcio <konrad.dybcio@...aro.org>
> Tested-by: Anders Roxell <anders.roxell@...aro.org>
> Tested-by: Linux Kernel Functional Testing <lkft@...aro.org>
> Signed-off-by: Bhupesh Sharma <bhupesh.sharma@...aro.org>
> ---
> arch/arm64/boot/dts/qcom/sm6115.dtsi | 31 ++++++++++++++++++++++++++++
> 1 file changed, 31 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/sm6115.dtsi b/arch/arm64/boot/dts/qcom/sm6115.dtsi
> index 43f31c1b9d5a..2aa148340277 100644
> --- a/arch/arm64/boot/dts/qcom/sm6115.dtsi
> +++ b/arch/arm64/boot/dts/qcom/sm6115.dtsi
> @@ -663,6 +663,37 @@ usb_hsphy: phy@...3000 {
> status = "disabled";
> };
>
> + cryptobam: dma-controller@...4000 {
> + compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
> + reg = <0x0 0x01b04000 0x0 0x24000>;
> + interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&rpmcc RPM_SMD_CE1_CLK>;
> + clock-names = "bam_clk";
> + #dma-cells = <1>;
> + qcom,ee = <0>;
> + qcom,controlled-remotely;
> + iommus = <&apps_smmu 0x92 0>,
> + <&apps_smmu 0x94 0x11>,
> + <&apps_smmu 0x96 0x11>,
> + <&apps_smmu 0x98 0x1>,
> + <&apps_smmu 0x9F 0>;
> + };
> +
> + crypto: crypto@...a000 {
> + compatible = "qcom,sm6115-qce", "qcom,ipq4019-qce", "qcom,qce";
> + reg = <0x0 0x01b3a000 0x0 0x6000>;
> + clocks = <&rpmcc RPM_SMD_CE1_CLK>;
> + clock-names = "core";
> +
> + dmas = <&cryptobam 6>, <&cryptobam 7>;
> + dma-names = "rx", "tx";
> + iommus = <&apps_smmu 0x92 0>,
> + <&apps_smmu 0x94 0x11>,
> + <&apps_smmu 0x96 0x11>,
> + <&apps_smmu 0x98 0x1>,
> + <&apps_smmu 0x9F 0>;
Nit: masks should be hex (0 -> 0x0) and the 0x9F could be lowercase
Konrad
> + };
> +
> qfprom@...0000 {
> compatible = "qcom,sm6115-qfprom", "qcom,qfprom";
> reg = <0x0 0x01b40000 0x0 0x7000>;
Powered by blists - more mailing lists