[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ZHHdvx4cDFIiX27s@matsya>
Date: Sat, 27 May 2023 16:08:55 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Bard Liao <yung-chuan.liao@...ux.intel.com>
Cc: alsa-devel@...a-project.org, linux-kernel@...r.kernel.org,
pierre-louis.bossart@...ux.intel.com, bard.liao@...el.com
Subject: Re: [PATCH] soundwire: intel: read AC timing control register before
updating it
On 15-05-23, 16:13, Bard Liao wrote:
> From: Chao Song <chao.song@...ux.intel.com>
>
> Start from ACE1.x, DOAISE is added to AC timing control
> register bit 5, it combines with DOAIS to get effective
> timing, and has the default value 1.
>
> The current code fills DOAIS, DACTQE and DODS bits to a
> variable initialized to zero, and updates the variable
> to AC timing control register. With this operation, We
> change DOAISE to 0, and force a much more aggressive
> timing. The timing is even unable to form a working
> waveform on SDA pin on Meteorlake.
>
> This patch uses read-modify-write operation for the AC
> timing control register access, thus makes sure those
> bits not supposed and intended to change are not touched.
Applied, thanks
--
~Vinod
Powered by blists - more mailing lists