[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <6ba24acc-a12e-5d8e-684f-7032f4c53d6a@gmail.com>
Date: Tue, 30 May 2023 09:02:12 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Bernhard Rosenkränzer <bero@...libre.com>,
daniel.lezcano@...aro.org, angelogioacchino.delregno@...labora.com,
rafael@...nel.org, amitk@...nel.org, rui.zhang@...el.com,
robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
rdunlap@...radead.org, ye.xingchen@....com.cn,
p.zabel@...gutronix.de
Cc: linux-pm@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, devicetree@...r.kernel.org,
wenst@...omium.org, james.lo@...iatek.com,
rex-bc.chen@...iatek.com, nfraprado@...labora.com,
abailon@...libre.com, amergnat@...libre.com, khilman@...libre.com
Subject: Re: [PATCH v3 1/5] dt-bindings: thermal: mediatek: Add LVTS thermal
controller definition for mt8192
On 29/05/2023 18:46, Bernhard Rosenkränzer wrote:
> From: Balsam CHIHI <bchihi@...libre.com>
>
> Add LVTS thermal controller definition for MT8192.
>
> Signed-off-by: Balsam CHIHI <bchihi@...libre.com>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
> Signed-off-by: Bernhard Rosenkränzer <bero@...libre.com>
Reviewed-by: Matthias Brugger <matthias.bgg@...il.com>
> ---
> .../thermal/mediatek,lvts-thermal.h | 19 +++++++++++++++++++
> 1 file changed, 19 insertions(+)
>
> diff --git a/include/dt-bindings/thermal/mediatek,lvts-thermal.h b/include/dt-bindings/thermal/mediatek,lvts-thermal.h
> index 8fa5a46675c46..5e9eb62174268 100644
> --- a/include/dt-bindings/thermal/mediatek,lvts-thermal.h
> +++ b/include/dt-bindings/thermal/mediatek,lvts-thermal.h
> @@ -26,4 +26,23 @@
> #define MT8195_AP_CAM0 15
> #define MT8195_AP_CAM1 16
>
> +#define MT8192_MCU_BIG_CPU0 0
> +#define MT8192_MCU_BIG_CPU1 1
> +#define MT8192_MCU_BIG_CPU2 2
> +#define MT8192_MCU_BIG_CPU3 3
> +#define MT8192_MCU_LITTLE_CPU0 4
> +#define MT8192_MCU_LITTLE_CPU1 5
> +#define MT8192_MCU_LITTLE_CPU2 6
> +#define MT8192_MCU_LITTLE_CPU3 7
> +
> +#define MT8192_AP_VPU0 8
> +#define MT8192_AP_VPU1 9
> +#define MT8192_AP_GPU0 10
> +#define MT8192_AP_GPU1 11
> +#define MT8192_AP_INFRA 12
> +#define MT8192_AP_CAM 13
> +#define MT8192_AP_MD0 14
> +#define MT8192_AP_MD1 15
> +#define MT8192_AP_MD2 16
> +
> #endif /* __MEDIATEK_LVTS_DT_H */
Powered by blists - more mailing lists