[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20230530090758.1652329-4-claudiu.beznea@microchip.com>
Date: Tue, 30 May 2023 12:07:58 +0300
From: Claudiu Beznea <claudiu.beznea@...rochip.com>
To: <robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>,
<conor+dt@...nel.org>, <nicolas.ferre@...rochip.com>,
<alexandre.belloni@...tlin.com>, <daniel.lezcano@...aro.org>,
<tglx@...utronix.de>, <wim@...ux-watchdog.org>,
<linux@...ck-us.net>
CC: <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-watchdog@...r.kernel.org>,
"Claudiu Beznea" <claudiu.beznea@...rochip.com>,
Conor Dooley <conor.dooley@...rochip.com>
Subject: [PATCH v3 3/3] dt-bindings: timer: atmel,at91rm9200-st: convert to yaml
Convert Microchip AT91 system timer to YAML.
Signed-off-by: Claudiu Beznea <claudiu.beznea@...rochip.com>
Reviewed-by: Conor Dooley <conor.dooley@...rochip.com>
---
.../devicetree/bindings/arm/atmel-sysregs.txt | 9 ---
.../bindings/timer/atmel,at91rm9200-st.yaml | 66 +++++++++++++++++++
2 files changed, 66 insertions(+), 9 deletions(-)
create mode 100644 Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml
diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
index 54d3f586403e..68c0eacb01ac 100644
--- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
+++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt
@@ -4,15 +4,6 @@ Chipid required properties:
- compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid"
- reg : Should contain registers location and length
-System Timer (ST) required properties:
-- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd"
-- reg: Should contain registers location and length
-- interrupts: Should contain interrupt for the ST which is the IRQ line
- shared across all System Controller members.
-- clocks: phandle to input clock.
-Its subnodes can be:
-- watchdog: compatible should be "atmel,at91rm9200-wdt"
-
RAMC SDRAM/DDR Controller required properties:
- compatible: Should be "atmel,at91rm9200-sdramc", "syscon"
"atmel,at91sam9260-sdramc",
diff --git a/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml b/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml
new file mode 100644
index 000000000000..12d0bb7bd0c8
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml
@@ -0,0 +1,66 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/atmel,at91rm9200-st.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Microchip AT91 System Timer (ST)
+
+maintainers:
+ - Nicolas Ferre <nicolas.ferre@...rochip.com>
+ - Alexandre Belloni <alexandre.belloni@...tlin.com>
+ - Claudiu Beznea <claudiu.beznea@...rochip.com>
+
+description:
+ Microchip AT91 system timer integrates a period interval timer, a watchdog
+ timer and a real-time timer.
+
+properties:
+ compatible:
+ items:
+ - const: atmel,at91rm9200-st
+ - const: syscon
+ - const: simple-mfd
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ description:
+ Contain interrupt for the ST which is the IRQ line shared across all
+ system controller members (memory controller, debug unit, system timer,
+ real-time clock, power management controller).
+ maxItems: 1
+
+ clocks:
+ maxItems: 1
+
+ watchdog:
+ $ref: ../watchdog/atmel,at91rm9200-wdt.yaml
+ description:
+ Child node describing watchdog.
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - clocks
+
+additionalProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/interrupt-controller/irq.h>
+
+ st: timer@...ffd00 {
+ compatible = "atmel,at91rm9200-st", "syscon", "simple-mfd";
+ reg = <0xfffffd00 0x100>;
+ interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
+ clocks = <&slow_xtal>;
+
+ watchdog {
+ compatible = "atmel,at91rm9200-wdt";
+ };
+ };
+
+...
--
2.34.1
Powered by blists - more mailing lists