lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <ZHnDX5h4kByVYPBu@gondor.apana.org.au>
Date:   Fri, 2 Jun 2023 18:24:31 +0800
From:   Herbert Xu <herbert@...dor.apana.org.au>
To:     Bharat Bhushan <bbhushan2@...vell.com>
Cc:     olivia@...enic.com, Jason@...c4.com, linux-crypto@...r.kernel.org,
        linux-kernel@...r.kernel.org, sgoutham@...vell.com
Subject: Re: [PATCH v2] hwrng: cn10k: Add extended trng register support

On Thu, May 25, 2023 at 09:12:00AM +0530, Bharat Bhushan wrote:
> The way random data is read from hardware has changed from
> Octeon CN10KA-B0 and later SoCs onwards. A new set of registers
> have been added to read random data and to verify whether the
> read data is valid or not. This patch extends and uses
> RNM_PF_TRNG_DAT and RNM_PF_TRNG_STS CSRs to read random number
> and status for the applicable silicon variants.
> 
> Signed-off-by: Bharat Bhushan <bbhushan2@...vell.com>
> ---
> v2:
>  - Change return type of cn10k_read_trng() to bool
> 
>  drivers/char/hw_random/cn10k-rng.c | 63 ++++++++++++++++++++++++++++--
>  1 file changed, 59 insertions(+), 4 deletions(-)

Patch applied.  Thanks.
-- 
Email: Herbert Xu <herbert@...dor.apana.org.au>
Home Page: http://gondor.apana.org.au/~herbert/
PGP Key: http://gondor.apana.org.au/~herbert/pubkey.txt

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ