[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <54ee38d1-5924-8305-0da8-0a2d35ff80a7@monstr.eu>
Date: Mon, 5 Jun 2023 13:17:50 +0200
From: Michal Simek <monstr@...str.eu>
To: linux-kernel@...r.kernel.org, monstr@...str.eu,
michal.simek@...inx.com, git@...inx.com
Cc: Conor Dooley <conor+dt@...nel.org>,
Krishna Potthuri <sai.krishna.potthuri@....com>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Linus Walleij <linus.walleij@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Stephen Boyd <sboyd@...nel.org>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org,
linux-gpio@...r.kernel.org
Subject: Re: [PATCH] dt-bindings: xilinx: Remove Rajan, Jolly and Manish
On 5/23/23 09:56, Michal Simek wrote:
> Rajan, Jolly and Manish are no longer work for AMD/Xilinx and there is no
> activity from them to continue to maintain bindings that's why remove them.
>
> Signed-off-by: Michal Simek <michal.simek@....com>
> ---
>
> Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml | 2 --
> .../bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml | 1 -
> .../bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml | 1 -
> .../devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml | 1 -
> 4 files changed, 5 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> index 93ae349cf9e9..5cbb34d0b61b 100644
> --- a/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> +++ b/Documentation/devicetree/bindings/clock/xlnx,versal-clk.yaml
> @@ -8,8 +8,6 @@ title: Xilinx Versal clock controller
>
> maintainers:
> - Michal Simek <michal.simek@....com>
> - - Jolly Shah <jolly.shah@...inx.com>
> - - Rajan Vaja <rajan.vaja@...inx.com>
>
> description: |
> The clock controller is a hardware block of Xilinx versal clock tree. It
> diff --git a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> index 6b62d5d83476..87ff9ee098f5 100644
> --- a/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> +++ b/Documentation/devicetree/bindings/memory-controllers/snps,dw-umctl2-ddrc.yaml
> @@ -8,7 +8,6 @@ title: Synopsys DesignWare Universal Multi-Protocol Memory Controller
>
> maintainers:
> - Krzysztof Kozlowski <krzk@...nel.org>
> - - Manish Narani <manish.narani@...inx.com>
> - Michal Simek <michal.simek@....com>
>
> description: |
> diff --git a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> index 7864a1c994eb..75143db51411 100644
> --- a/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> +++ b/Documentation/devicetree/bindings/memory-controllers/xlnx,zynq-ddrc-a05.yaml
> @@ -8,7 +8,6 @@ title: Zynq A05 DDR Memory Controller
>
> maintainers:
> - Krzysztof Kozlowski <krzk@...nel.org>
> - - Manish Narani <manish.narani@...inx.com>
> - Michal Simek <michal.simek@....com>
>
> description:
> diff --git a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> index cdebfa991e06..24ad0614e61b 100644
> --- a/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> +++ b/Documentation/devicetree/bindings/pinctrl/xlnx,zynqmp-pinctrl.yaml
> @@ -8,7 +8,6 @@ title: Xilinx ZynqMP Pinctrl
>
> maintainers:
> - Sai Krishna Potthuri <sai.krishna.potthuri@....com>
> - - Rajan Vaja <rajan.vaja@...inx.com>
>
> description: |
> Please refer to pinctrl-bindings.txt in this directory for details of the
Applied.
M
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP/Versal ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal/Versal NET SoCs
TF-A maintainer - Xilinx ZynqMP/Versal/Versal NET SoCs
Powered by blists - more mailing lists