[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <SJ1PR11MB608366EC800DBE389EE75E0CFC50A@SJ1PR11MB6083.namprd11.prod.outlook.com>
Date: Thu, 8 Jun 2023 16:20:22 +0000
From: "Luck, Tony" <tony.luck@...el.com>
To: Peter Zijlstra <peterz@...radead.org>
CC: "kan.liang@...ux.intel.com" <kan.liang@...ux.intel.com>,
"mingo@...hat.com" <mingo@...hat.com>,
"acme@...nel.org" <acme@...nel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"mark.rutland@....com" <mark.rutland@....com>,
"alexander.shishkin@...ux.intel.com"
<alexander.shishkin@...ux.intel.com>,
"jolsa@...nel.org" <jolsa@...nel.org>,
"namhyung@...nel.org" <namhyung@...nel.org>,
"irogers@...gle.com" <irogers@...gle.com>,
"Hunter, Adrian" <adrian.hunter@...el.com>,
"ak@...ux.intel.com" <ak@...ux.intel.com>,
"Eranian, Stephane" <eranian@...gle.com>,
"alexey.v.bayduraev@...ux.intel.com"
<alexey.v.bayduraev@...ux.intel.com>,
"Zhang, Tinghao" <tinghao.zhang@...el.com>
Subject: RE: [PATCH V2 1/6] perf/x86/intel: Add Grand Ridge and Sierra Forest
> Then I'm hoping their take-away is that random gibberish names don't
> help anybody. The whole Intel naming scheme is impenetrable crap.
> > +#define INTEL_FAM6_ATOM_CRESTMONT_X 0xAF /* Sierra Forest */
> > +#define INTEL_FAM6_ATOM_CRESTMONT 0xB6 /* Grand Ridge */
This just adds another layer of confusion. Sure, these two models are based
on the same core. But giving the illusion that they are somehow the same will
lead to tears before bedtime:
1) They each took a snapshot of that core design on different dates, so there
are logic differences.
2) Feature fuses will be different
3) Microcode will be different
4) BIOS will be different
5) "uncore" is different, so anything implemented outside of the core
will be different.
-Tony
Powered by blists - more mailing lists